Os motores de busca de Datasheet de Componentes eletrônicos
  Portuguese  ▼
ALLDATASHEETPT.COM

X  

FDC37C669 Folha de dados(PDF) 10 Page - SMSC Corporation

Nome de Peças FDC37C669
Descrição Electrónicos  PC 98/99 Compliant Super I/O Floppy Disk Controller with Infrared Support
PDF  164 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrônico  SMSC [SMSC Corporation]
Página de início  http://www.smsc.com
Logo SMSC - SMSC Corporation

FDC37C669 Folha de dados(HTML) 10 Page - SMSC Corporation

Back Button FDC37C669 Datasheet HTML 6Page - SMSC Corporation FDC37C669 Datasheet HTML 7Page - SMSC Corporation FDC37C669 Datasheet HTML 8Page - SMSC Corporation FDC37C669 Datasheet HTML 9Page - SMSC Corporation FDC37C669 Datasheet HTML 10Page - SMSC Corporation FDC37C669 Datasheet HTML 11Page - SMSC Corporation FDC37C669 Datasheet HTML 12Page - SMSC Corporation FDC37C669 Datasheet HTML 13Page - SMSC Corporation FDC37C669 Datasheet HTML 14Page - SMSC Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 164 page
background image
10
DESCRIPTION OF PIN FUNCTIONS
QFP/
TQFP
PIN NO.
NAME
SYMBOL
BUFFER
TYPE
DESCRIPTION
82,92
nClear to Send
nCTS1
nCTS2
I
Active low Clear to Send inputs for the serial
port.
Handshake signal which notifies the
UART that the modem is ready to receive
data.
The CPU can monitor the status of
nCTS signal by reading bit 4 of Modem
Status Register (MSR). A nCTS signal state
change from low to high after the last MSR
read will set MSR bit 0 to a 1. If bit 3 of
Interrupt Enable Register is set, the interrupt
is generated when nCTS changes state.
The nCTS signal has no effect on the
transmitter.
Note:
Bit 4 of MSR is the
complement of nCTS.
80,90
nData Set Ready nDSR1
nDSR2
I
Active low Data Set Ready inputs for the
serial port. Handshake signal which notifies
the UART that the modem is ready to
establish the communication link. The CPU
can monitor the status of nDSR signal by
reading bit 5 of Modem Status Register
(MSR). A nDSR signal state change from
low to high after the last MSR read will set
MSR bit 1 to a 1. If bit 3 of Interrupt Enable
Register is set, the interrupt is generated
when nDSR changes state. Note: Bit 5 of
MSR is the complement of nDSR.
85,87
nData Carrier
Detect
nDCD1
nDCD2
I
Active low Data Carrier Detect inputs for the
serial port. Handshake signal which notifies
the UART that carrier signal is detected by
the modem.
The CPU can monitor the
status of nDCD signal by reading bit 7 of
Modem Status Register (MSR).
A nDCD
signal state change from low to high after
the last MSR read will set MSR bit 3 to a 1.
If bit 3 of Interrupt Enable Register is set,
the interrupt is generated when nDCD
changes state. Note: Bit 7 of MSR is the
complement of nDCD.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Folha de dados Download

Go To PDF Page


Ligação URL



ALLDATASHEET é útil para você?  [ DONATE ] 

Sobre Alldatasheet   |   Publicidade   |   Contato conosco   |   Privacy Policy   |   Link para a ficha técnica    |   roca de Link   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com