| Os motores de busca de Datasheet de Componentes eletrônicos |
|
VL6524 Folha de dados(PDF) 17 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
VL6524 Folha de dados(HTML) 17 Page - STMicroelectronics |
|
17 / 70 page ![]() VL6524/VS6524 Clock control 17/70 Similarly when using sub-sampled output modes the PCLK frequency is not reduced but instead pairs of PCLKs are 'dropped', see Section 6.1.2: Subsampling module for details. The PCLK edge used to qualify the output data is fully programmable. It is also possible to program the state of the PCLK line (high or low) for the times when it is inactive. 5.4 PCLK gating By default the PCLK output from the VL6524/VS6524 is not continuous. The PCLK qualifies all video data (and embedded codes if selected) on each video line and each interframe line but does not qualify the interline blanking data. In non-subsampled modes the PCLK is continuous during the video data output. The operation of the PCLK can be controlled using the bPClkSetup register (Table 29). |
|
Ligação URL |
| ALLDATASHEET é útil para você? [ DONATE ] |
Sobre Alldatasheet | Publicidade | Contato conosco | Privacy Policy | Link para a ficha técnica | roca de Link | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |