4

©2016 Integrated Device Technology, Inc

Revision E, August 18, 2016

8413S12B Datasheet.

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

Table 2. Pin Characteristics

51

OE_D

Input

Pullup

Active HIGH output enable for Bank D outputs. See Table 3D.

LVCMOS/LVTTL interface levels.

52

IREF

Input

External fixed precision resistor (475) from this pin to ground provides a

reference current used for differential current-mode Q[Ax:Ex], nQ[Ax:EX]

outputs.

56

VDDO_E

Power

Bank E (HCSL) output supply pin. 3.3V supply.

57, 58

QE0, nQE0

Output

Differential output pair. HCSL interface levels.

59, 60

QE1, nQE1

Output

Differential output pair. HCSL interface levels.

61

OE_E

Input

Pullup

Active HIGH output enable for Bank E outputs. See Table 3D.

LVCMOS/LVTTL interface levels.

62

nMR

Input

Pullup

Active LOW Master Reset. When logic LOW, all outputs are reset causing

the true outputs Qx to go low and the inverted outputs nQx to go high. When

logic HIGH, all outputs are enabled. LVCMOS/LVTTL interface levels.

63

VDDO_F

Power

QF output supply pin (LVCMOS/LVTTL). 3.3V supply.

64

QF

Output

Single-ended output. 3.3V LVCMOS/LVTTL interface levels.

65

VDDO_G

Power

QG output supply pins (LVCMOS/LVTTL). 3.3V or 2.5V supply.

66

QG

Output

Single-ended output. 3.3V or 2.5V LVCMOS/LVTTL interface levels.

67

OE_G

Input

Pullup

Active HIGH output enable for Bank G output. See Table 3E.

LVCMOS/LVTTL interface levels.

68

OE_REF

Input

Pullup

Active HIGH output enable for QREF[0:1] outputs. See Table 3F.

LVCMOS/LVTTL interface levels.

69,

70

QREF0,

QREF1

Output

Single-ended REF outputs. 3.3V or 2.5V LVCMOS/LVTTL interface levels.

71

VDDO_QREF

Power

QREF[0:1] output supply pin (LVCMOS/LVTTL). 3.3V or 2.5V supply.

Symbol

Parameter

Test Conditions

Minimum

Typical

Maximum

Units

CIN

Input Capacitance

2

pF

RPULLUP

Input Pullup Resistor

51

k



RPULLDOWN

Input Pulldown Resistor

51

k



ROUT

Output

Impedance

QF, QG,

QREF[0:1]

VDDO_F = VDDO_G = VDDO_QREF =

3.465V

15



QG,

QREF[0:1]

VDDO_QREF, VDDO_G = 2.625V

15



Table 1. Pin Descriptions (Continued)

Number

Name

Type

Description