P9415-R datasheet(24/62 Pages) RENESAS

Nome de Peças	P9415-R

Descrição Electrónicos	15W Wireless Power Receiver with WattShare™ Mode

PDF	62 Pages

Scroll/Zoom	100%

Fabricante Electrônico	RENESAS [Renesas Technology Corp]

Página de início	http://www.renesas.com

Logo

24 / 62 page

P9415-R Datasheet

May 4, 2021

8.2.6 Bit Encoding Scheme

As required by the WPC, the P9415-R uses a differential bi-phase encoding scheme to modulate data bits onto the power signal. A clock

frequency of 2kHz is used for this purpose. A logic ONE bit is encoded using two narrow transitions, whereas a logic ZERO bit is encoded using

two wider transitions as shown below:

Figure 18. Bit Encoding Scheme

tCLK

ONE

ZERO

ONE

ZERO

ONE

ZERO

Each byte in the communication packet comprises 11 bits in an asynchronous serial format, as shown below:

Figure 19. Byte Encoding Scheme

Start

Stop

Parity

Each byte has a start bit, 8 data bits, a parity bit, and a single stop bit.

8.2.7 System Feedback Control

The P9415-R is fully compatible with WPC (latest specification) and has all necessary circuitry to communicate with the base station or with a

receiver via WPC communication packets. The overall WPC system behavior between the transmitter and the receiver follows the state machine

in Figure 20.

P9415-R Folha de dados(PDF) 24 Page - Renesas Technology Corp