IC42S16100 datasheet(31/78 Pages) ICSI

31 / 78 page

IC42S16100

Integrated Circuit Solution Inc.

DR024-0D 06/25/2004

CAS latency = 2, 3, burst length = 4

Write Cycle Interruption Using the

Precharge Command

A write cycle can be interrupted by the execution of the

precharge command before that cycle completes. The

delay time (tWDL) from the precharge command to the point

where burst input is invalid, i.e., the point where input data

is no longer written to device internal memory is zero clock

cycles regardless of the CAS.

To inhibit invalid write, the DQM signal must be asserted

HIGH with the precharge command.

This precharge command and burst write command must

be of the same bank, otherwise it is not precharge interrupt

but only another bank precharge of dual bank operation.

PRE 0

WRITE A0

COMMAND

DQM

I/O

CLK

DIN A0

DIN A1

DIN A2

DIN A3

tWDL=0

WRITE (CA=A, BANK 0)

PRECHARGE (BANK 0)

MASKED BY DQM

PRE 0

WRITE A0

COMMAND

I/O

CLK

DIN A0

DIN A1

DIN A2

DIN A3

tDPL

WRITE (CA=A, BANK 0)

PRECHARGE (BANK 0)

CAS

CAS Latency

tWDL

tDPL

Inversely, to write all the burst data to the device, the

precharge command must be executed after the write data

recovery period (tDPL) has elapsed. Therefore, the

precharge command must be executed on one clock cycle

that follows the input of the last burst data item.

CAS latency = 2, 3, burst length = 4

IC42S16100 Folha de dados(PDF) 31 Page - Integrated Circuit Solution Inc

IC42S16100 Folha de dados(HTML) 31 Page - Integrated Circuit Solution Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78

Folha de dados Download

Ligação URL