Os motores de busca de Datasheet de Componentes eletrônicos
  Portuguese  ▼
ALLDATASHEETPT.COM

X  

EM357-RTR Folha de dados(PDF) 143 Page - Silicon Laboratories

Nome de Peças EM357-RTR
Descrição Electrónicos  High-Performance, Integrated ZigBee/802.15.4 System-on-Chip
PDF  241 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrônico  SILABS [Silicon Laboratories]
Página de início  http://www.silabs.com
Logo SILABS - Silicon Laboratories

EM357-RTR Folha de dados(HTML) 143 Page - Silicon Laboratories

Back Button EM357-RTR Datasheet HTML 139Page - Silicon Laboratories EM357-RTR Datasheet HTML 140Page - Silicon Laboratories EM357-RTR Datasheet HTML 141Page - Silicon Laboratories EM357-RTR Datasheet HTML 142Page - Silicon Laboratories EM357-RTR Datasheet HTML 143Page - Silicon Laboratories EM357-RTR Datasheet HTML 144Page - Silicon Laboratories EM357-RTR Datasheet HTML 145Page - Silicon Laboratories EM357-RTR Datasheet HTML 146Page - Silicon Laboratories EM357-RTR Datasheet HTML 147Page - Silicon Laboratories Next Button
Zoom Inzoom in Zoom Outzoom out
 143 / 241 page
background image
143
Rev 1.3
Figure 9.36. Triggering Timer 1 and 2 with Timer 1 TI1 Input
9.3.15. Timer Signal Descriptions
Table 9.4. Timer Signal Descriptions
Signal
Internal/
External
Description
CK_INT
Internal
Internal clock source: connects to EM35x peripheral clock (PCLK) in internal clock mode.
CK_PSC
Internal
Input to the clock prescaler.
ETR
Internal
External trigger input (used in external timer mode 2): a clock selected by TIM_EXTRIGSEL in
TIMx_OR.
ETRF
Internal
External trigger: ETRP after filtering.
ETRP
Internal
External trigger: ETR after polarity selection, edge detection and prescaling.
ICy
External
Input capture or clock: TIy after filtering and edge detection.
ICyPS
Internal
Input capture signal after filtering, edge detection and prescaling: input to the capture register.
ITR0
Internal
Internal trigger input: connected to the other timer’s output, TRGO.
OCy
External
Output compare: TIMxCy when used as an output. Same as OCyREF but includes possible
polarity inversion.
OCyREF
Internal
Output compare reference: always active high, but may be inverted to produce OCy.
PCLK
External
Peripheral clock connects to CK_INT and used to clock input filtering. Its frequency is 12 MHz
if using the 24 MHz crystal oscillator and 6 MHz if using the 12 MHz RC oscillator.
TIy
Internal
Timer input: TIMxCy when used as a timer input.
TIyFPy
Internal
Timer input after filtering and polarity selection.
TIMxCy
Internal
Timer channel at a GPIO pin: can be a capture input (ICy) or a compare output (OCy).
TIMxCLK
External
Clock input (if selected) to the external trigger signal (ETR).
TIMxMSK
External
Clock mask (if enabled) AND’ed with the other timer’s TIMxCLK signal.
TRGI
Internal
Trigger input for slave mode controller.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Folha de dados Download

Go To PDF Page


Ligação URL



ALLDATASHEET é útil para você?  [ DONATE ] 

Sobre Alldatasheet   |   Publicidade   |   Contato conosco   |   Privacy Policy   |   Link para a ficha técnica    |   roca de Link   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com