| Os motores de busca de Datasheet de Componentes eletrônicos |
|
MB90F548GPF Folha de dados(PDF) 52 Page - fujitsu semiconductor |
|
|
|||||||||||||||||||||||||||||
MB90F548GPF Folha de dados(HTML) 52 Page - fujitsu semiconductor |
|
52 / 67 page ![]() MB90540/540G/545/545G Series 52 (8) Hold Timing (MB90F543/F549 : VCC = 4.5 V to 5.5 V, VSS = 0.0 V, TA = −40 °C to +85 °C) (MB90543G(S)/547G(S)/548G(S)/F548GL(S): VCC = 3.5 V to 5.5 V, VSS = AVSS = 0.0 V, TA = −40 °C to +105 °C) (Other than MB90F543/F549/543G(S)/547G(S)/548G(S)/F548GL(S): VCC = 5.0 V ± 10%, VSS = AVSS = 0.0 V, TA = −40 °C to +105 °C) Note : There is more than 1 cycle from the time HRQ is read to the time the HAK is changed. (9) UART0/1, Serial I/O Timing (MB90F543/F549 : VCC = 4.5 V to 5.5 V, VSS = 0.0 V, TA = −40 °C to +85 °C) (MB90543G(S)/547G(S)/548G(S)/F548GL(S): VCC = 3.5 V to 5.5 V, VSS = AVSS = 0.0 V, TA = −40 °C to +105 °C) (Other than MB90F543/F549/543G(S)/547G(S)/548G(S)/F548GL(S): VCC = 5.0 V ± 10%, VSS = AVSS = 0.0 V, TA = −40 °C to +105 °C) Note : • AC characteristic in CLK synchronized mode. • CL is load capacity value of pins when testing. • For tCP (Machine clock cycle time) , refer to “ (1) Clock Timing”. Parameter Symbol Pin name Condition Value Units Remarks Min Max Pin floating →HAK↓time tXHAL HAK 30 tCP ns HAK ↑time→Pin valid time tHAHV HAK tCP 2 tCP ns Parameter Symbol Pin name Condition Value Units Remarks Min Max Serial clock cycle time tSCYC SCK0 to SCK2 Internal clock opera- tion output pins are CL = 80 pF + 1 TTL. 8 tCP ns SCK ↓→SOT delay time tSLOV SCK0 to SCK2, SOT0 to SOT2 −80 80 ns Valid SIN →SCK↑ tIVSH SCK0 to SCK2, SIN0 to SIN2 100 ns SCK ↑→Valid SIN hold time tSHIX SCK0 to SCK2, SIN0 to SIN2 60 ns Serial clock “H” pulse width tSHSL SCK0 to SCK2 External clock oper- ation output pins are CL = 80 pF + 1 TTL. 4 tCP ns Serial clock “L” pulse width tSLSH SCK0 to SCK2 4 tCP ns SCK ↓→SOT delay time tSLOV SCK0 to SCK2, SOT0 to SOT2 150 ns Valid SIN →SCK↑ tIVSH SCK0 to SCK2, SIN0 to SIN2 60 ns SCK ↑→Valid SIN hold time tSHIX SCK0 to SCK2, SIN0 to SIN2 60 ns HAK tXHAL tHAHV 2.4 V 0.8 V 2.4 V 2.4 V 0.8 V 0.8 V Each pin High impedance • Hold Timing |
|
Ligação URL |
| ALLDATASHEET é útil para você? [ DONATE ] |
Sobre Alldatasheet | Publicidade | Contato conosco | Privacy Policy | Link para a ficha técnica | roca de Link | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |