Os motores de busca de Datasheet de Componentes eletrônicos
  Portuguese  ▼
ALLDATASHEETPT.COM

X  

CDCM7005 Folha de dados(PDF) 9 Page - Texas Instruments

Nome de Peças CDCM7005
Descrição Electrónicos  3.3-V HIGH PERFORMANCE CLOCK SYNCHRONIZER AND JITTER CLEANER
PDF  45 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrônico  TI [Texas Instruments]
Página de início  http://www.ti.com
Logo TI - Texas Instruments

CDCM7005 Folha de dados(HTML) 9 Page - Texas Instruments

Back Button CDCM7005_13 Datasheet HTML 5Page - Texas Instruments CDCM7005_13 Datasheet HTML 6Page - Texas Instruments CDCM7005_13 Datasheet HTML 7Page - Texas Instruments CDCM7005_13 Datasheet HTML 8Page - Texas Instruments CDCM7005_13 Datasheet HTML 9Page - Texas Instruments CDCM7005_13 Datasheet HTML 10Page - Texas Instruments CDCM7005_13 Datasheet HTML 11Page - Texas Instruments CDCM7005_13 Datasheet HTML 12Page - Texas Instruments CDCM7005_13 Datasheet HTML 13Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 45 page
background image
CDCM7005
www.ti.com
SCAS793E – JUNE 2005 – REVISED FEBRUARY 2013
DEVICE CHARACTERISTICS (continued)
over recommended operating free-air temperature range (unless otherwise noted)
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
Load see Figure 13, all outputs have the
20
same divider ratio
tsk(o)
LVPECL output skew(5)
ps
Load see Figure 13, outputs have
50
different divider ratios
tr / tf
Rise and fall time
20% to 80% of VOUTPP, see Figure 9
120
170
220
ps
Input capacitance at VCXO_IN,
CI
1.5
pF
VCXO_IN
LVCMOS-TO-LVPECL
Output skew between LVCMOS and
Cross point to VCC/2; load,
tsk(P_C)
1.7
2
2.4
ns
LVPECL outputs, see (7) and Figure 10
see Figure 12 and Figure 13
PLL ANALOG LOCK
IOH
High-level output current
VCC = 3.6 V, VO = 1.8 V
–110
µA
IOL
Low-level output current
VCC = 3.6 V, VO = 1.8 V
110
µA
High-impedance state output current
IOZH LOCK
VO = 3.6 V (PD is set low)
45
65
µA
for PLL LOCK output(8)
High-impedance state output current
IOZL LOCK
VO = 0 V (PD is set low)
±5
µA
for PLL LOCK output(8)
VIT+
Positive input threshold voltage
VCC = min to max
VCC×0.55
V
VIT–
Negative input threshold voltage
VCC = min to max
VCC×0.35
V
PHASE DETECTOR
fCPmax
Maximum charge pump frequency
Default PFD pulse width delay
100
MHz
CHARGE PUMP
Charge pump sink/source current
ICP
VCP = 0.5 VCC_CP
±0.2
±3
mA
range (9)
ICP3St
Charge pump 3-state current
0.5 V < VCP < VCC_CP – 0.5 V
10
nA
VCP = 0.5 VCC_CP, internal reference
10%
resistor, SPI default settings
ICPA
ICP absolute accuracy
VCP = 0.5 VCC_CP, external reference
resistor 12 k
Ω (1%) at I_REF_CP, SPI
5%
default settings
0.5 V < VCP < VCC_CP – 0.5 V, SPI
ICPM
Sink/source current matching
2.5%
default settings
IVCPM
ICP vs VCP matching
0.5 V < VCP < VCC_CP – 0.5 V
5%
(7)
The phase of LVCMOS is lagging in reference to the phase of LVPECL.
(8)
Lock output has an 80-k
Ω pulldown resistor.
(9)
Defined by SPI settings.
Copyright © 2005–2013, Texas Instruments Incorporated
Submit Documentation Feedback
9
Product Folder Links :CDCM7005



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45


Folha de dados Download

Go To PDF Page


Ligação URL



ALLDATASHEET é útil para você?  [ DONATE ] 

Sobre Alldatasheet   |   Publicidade   |   Contato conosco   |   Privacy Policy   |   Link para a ficha técnica    |   roca de Link   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com