| Os motores de busca de Datasheet de Componentes eletrônicos |
|
AD9518-2ABCPZ Folha de dados(PDF) 24 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD9518-2ABCPZ Folha de dados(HTML) 24 Page - Analog Devices |
|
24 / 64 page ![]() AD9518-2 Data Sheet Rev. C | Page 24 of 64 Internal VCO and Clock Distribution When using the internal VCO and PLL, the VCO divider must be employed to ensure that the frequency presented to the channel dividers does not exceed their specified maximum frequency of 1600 MHz (see Table 3). The internal PLL uses an external loop filter to set the loop bandwidth. The external loop filter is also crucial to the loop stability. When using the internal VCO, it is necessary to calibrate the VCO (Register 0x018[0]) to ensure optimal performance. For internal VCO and clock distribution applications, use the register settings that are shown in Table 23. Table 23. Settings When Using an Internal VCO Register Function 0x010[1:0] = 00b PLL normal operation (PLL on). 0x010 to 0x01D PLL settings. Select and enable a reference input; set R, N (P, A, B), PFD polarity, and ICP according to the intended loop configuration. 0x018[0] = 0b, 0x232[0] = 1b Reset VCO calibration. This process is not required the first time after power-up, but it must be performed subsequently. 0x1E0[2:0] Set VCO divider to divide-by-2, divide-by-3, divide-by-4, divide-by-5, or divide-by-6. 0x1E1[0] = 0b Use VCO divider as the source for the distribution section. 0x1E1[1] = 1b Select VCO as the source. 0x018[0] = 1b, 0x232[0] = 1b Initiate VCO calibration. PROGRAMMABLE N DELAY REFIN (REF1) REFIN (REF2) CLK CLK REF1 REF2 STATUS STATUS R DIVIDER VCO STATUS PROGRAMMABLE R DELAY REFERENCE SWITCHOVER REF_ SEL CPRSET VCP VS GND RSET DISTRIBUTION REFERENCE REFMON CP STATUS LD P, P + 1 PRESCALER A/B COUNTERS N DIVIDER BYPASS LF LOW DROPOUT REGULATOR (LDO) VCO PHASE FREQUENCY DETECTOR LOCK DETECT CHARGE PUMP HOLD OUT0 OUT1 OUT0 OUT1 LVPECL DIVIDE BY 1 TO 32 OUT2 OUT3 OUT2 OUT3 LVPECL DIVIDE BY 1 TO 32 0 1 DIVIDE BY 2, 3, 4, 5, OR 6 PD SYNC RESET SCLK SDIO SDO CS DIGITAL LOGIC SERIAL CONTROL PORT OUT4 OUT5 OUT4 OUT5 LVPECL DIVIDE BY 1 TO 32 AD9518-2 Figure 29. Internal VCO and Clock Distribution |
|
Ligação URL |
| ALLDATASHEET é útil para você? [ DONATE ] |
Sobre Alldatasheet | Publicidade | Contato conosco | Privacy Policy | Link para a ficha técnica | roca de Link | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |