P89LPC9103 datasheet(13/61 Pages) NXP

13 / 61 page

P89LPC9102_9103_9107_3

Product data sheet

Rev. 03 — 10 July 2007

13 of 61

NXP Semiconductors

P89LPC9102/9103/9107

8-bit microcontrollers with two-clock accelerated 80C51 core

P1.5/RST

P1.5 — Port 1 bit 5 (input-only).

RST — External Reset input during Power-on or if selected via UCFG1. When

functioning as a reset input a LOW on this pin resets the microcontroller, causing I/O

ports and peripherals to take on their default states, and the processor begins

execution at address 0. When using an oscillator frequency above 12 MHz, the

reset input function of P1.5 must be enabled. An external circuit is required to

hold the device in reset at power-up until VDD has reached its speciﬁed level.

When system power is removed VDD will fall below the minimum speciﬁed

operating voltage. When using an oscillator frequency above 12 MHz, in some

applications, an external brownout detect circuit may be required to hold the

device in reset when VDD falls below the minimum speciﬁed operating voltage.

VSS

Ground: 0 V reference.

VDD

Power supply: This is the power supply voltage for normal operation as well as Idle

mode and Power-down mode.

Table 5.

P89LPC9103 pin description …continued

Symbol

Type

Description

Table 6.

P89LPC9107 pin description

Symbol

Type

Description

P0.1 to P0.5,

P0.7

I/O

Port 0: Port 0 is an I/O port with a user-conﬁgurable output type. During reset Port 0

latches are conﬁgured in the input-only mode with the internal pull-up disabled. The

operation of Port 0 pins as inputs and outputs depends upon the port conﬁguration

selected. Each port pin is conﬁgured independently. Refer to Section 8.12.1 “Port

conﬁgurations” and Table 12 “Static characteristics” for details.

The Keypad Interrupt feature operates with Port 0 pins.

All pins have Schmitt triggered inputs.

Port 0 also provides various special functions as described below:

P0.1/KBI1/

AD10

I/O

P0.1 — Port 0 bit 1.

KBI1 — Keyboard input 1.

AD10 — ADC1 channel 0 analog input.

P0.2/KBI2/

AD11

I/O

P0.2 — Port 0 bit 2.

KBI2 — Keyboard input 2.

AD11 — ADC1 channel 1 analog input.

P0.3/CIN1B/

AD12

I/O

P0.3 — Port 0 bit 3.

CIN1B — Comparator 1 positive input.

AD12 — ADC1 channel 2 analog input.

P0.4/CIN1A/

AD13/DAC1

I/O

P0.4 — Port 0 bit 4.

CIN1A — Comparator 1 positive input.

AD13 — ADC1 channel 3 analog input.

DAC1 — Digital to analog converter output.

P0.5/CMPREF/

CLKIN

I/O

P0.5 — Port 0 bit 5.

CMPREF — Comparator reference (negative) input.

CLKIN — External clock input.

P0.7/T1/

CLKOUT

I/O

P0.7 — Port 0 bit 7.

I/O

T1 — Timer/counter 1 external count input or overﬂow/PWM output.

CLKOUT — Clock output.

P89LPC9103 Folha de dados(PDF) 13 Page - NXP Semiconductors

P89LPC9103 Folha de dados(HTML) 13 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61

Folha de dados Download

Ligação URL