Os motores de busca de Datasheet de Componentes eletrônicos
  Portuguese  ▼
ALLDATASHEETPT.COM

X  

Preview PDF HTML

AX2000-1CS896 Folha de dados(PDF) 59 Page - Actel Corporation

Nome de Peças AX2000-1CS896
Descrição Electrónicos  Axcelerator Family FPGAs
PDF  226 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrônico  ACTEL [Actel Corporation]
Página de início  http://www.actel.com
Logo ACTEL - Actel Corporation

AX2000-1CS896 Folha de dados(HTML) 59 Page - Actel Corporation

Back Button AX2000-1CS896 Datasheet HTML 55Page - Actel Corporation AX2000-1CS896 Datasheet HTML 56Page - Actel Corporation AX2000-1CS896 Datasheet HTML 57Page - Actel Corporation AX2000-1CS896 Datasheet HTML 58Page - Actel Corporation AX2000-1CS896 Datasheet HTML 59Page - Actel Corporation AX2000-1CS896 Datasheet HTML 60Page - Actel Corporation AX2000-1CS896 Datasheet HTML 61Page - Actel Corporation AX2000-1CS896 Datasheet HTML 62Page - Actel Corporation AX2000-1CS896 Datasheet HTML 63Page - Actel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 59 / 226 page
background image
Axcelerator Family FPGAs
v2.7
2-45
Carry-Chain Logic
The Axcelerator dedicated carry-chain logic offers a very
compact solution for implementing arithmetic functions
without sacrificing performance.
To implement the carry-chain logic, two C-cells in a
Cluster are connected together so the FCO (i.e. carry out)
for the two bits is generated in a carry look-ahead
scheme to achieve minimum propagation delay from the
FCI (i.e. carry in) into the two-bit Cluster. The two-bit
carry logic is shown in Figure 2-29.
The FCI of one C-cell pair is driven by the FCO of the
C-cell pair immediately above it. Similarly, the FCO of one
C-cell pair, drives the FCI input of the C-cell pair
immediately below it (Figure 1-4 on page 1-3 and
Figure 2-30 on page 2-46).
The carry-chain logic is selected via the CFN input. When
carry logic is not required, this signal is deasserted to
save power.
Again,
this configuration is
handled
automatically for the user through Actel's macro library.
The signal propagation delay between two C-cells in the
carry-chain sequence is 0.1 ns.
Figure 2-29 • Axcelerator’s Two-Bit Carry Logic
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
DCOUT



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Folha de dados Download

Go To PDF Page


Ligação URL



ALLDATASHEET é útil para você?  [ DONATE ] 

Sobre Alldatasheet   |   Publicidade   |   Contato conosco   |   Privacy Policy   |   Link para a ficha técnica    |   roca de Link   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com