HD64F2149YV datasheet(515/1075 Pages) RENESAS

515 / 1075 page

Section 15 Serial Communication Interface (SCI, IrDA)

Rev. 3.00 Jan 18, 2006 page 487 of 1044

REJ09B0280-0300

15.4

SCI Interrupts

The SCI has four interrupt sources: the transmit-end interrupt (TEI) request, receive-error interrupt

(ERI) request, receive-data-full interrupt (RXI) request, and transmit-data-empty interrupt (TXI)

request. Table 15.13 shows the interrupt sources and their relative priorities. Individual interrupt

sources can be enabled or disabled with the TIE, RIE, and TEIE bits in SCR. Each kind of

interrupt request is sent to the interrupt controller independently.

When the TDRE flag in SSR is set to 1, a TXI interrupt request is generated. When the TEND flag

in SSR is set to 1, a TEI interrupt request is generated. A TXI interrupt can activate the DTC to

perform data transfer. The TDRE flag is cleared to 0 automatically when data transfer is

performed by the DTC. The DTC cannot be activated by a TEI interrupt request.

When the RDRF flag in SSR is set to 1, an RXI interrupt request is generated. When the ORER,

PER, or FER flag in SSR is set to 1, an ERI interrupt request is generated. An RXI interrupt can

activate the DTC to perform data transfer. The RDRF flag is cleared to 0 automatically when data

transfer is performed by the DTC. The DTC cannot be activated by an ERI interrupt request.

Table 15.13 SCI Interrupt Sources

Channel

Interrupt

Source

Description

DTC Activation

Priority*

ERI

Receive error (ORER, FER, or PER)

Not possible

High

RXI

Receive data register full (RDRF)

Possible

TXI

Transmit data register empty (TDRE)

Possible

TEI

Transmit end (TEND)

Not possible

ERI

Receive error (ORER, PER, or PER)

Not possible

RXI

Receive data register full (RDRF)

Possible

TXI

Transmit data register empty (TDRE)

Possible

TEI

Transmit end (TEND)

Not possible

ERI

Receive error (ORER, PER, or PER)

Not possible

RXI

Receive data register full (RDRF)

Possible

TXI

Transmit data register empty (TDRE)

Possible

TEI

Transmit end (TEND)

Not possible

Low

Note:

The table shows the initial state immediately after a reset. Relative channel priorities

can be changed by the interrupt controller.

The TEI interrupt is requested when the TEND flag is set to 1 while the TEIE bit is set to 1. The

TEND flag is cleared at the same time as the TDRE flag. Consequently, if a TEI interrupt and a

HD64F2149YV Folha de dados(PDF) 515 Page - Renesas Technology Corp

HD64F2149YV Folha de dados(HTML) 515 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Folha de dados Download

Ligação URL