Os motores de busca de Datasheet de Componentes eletrônicos
  Portuguese  ▼
ALLDATASHEETPT.COM

X  

R5F56517FDFM Folha de dados(PDF) 98 Page - Renesas Technology Corp

Nome de Peças R5F56517FDFM
Descrição Electrónicos  Renesas MCUs
PDF  188 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrônico  RENESAS [Renesas Technology Corp]
Página de início  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

R5F56517FDFM Folha de dados(HTML) 98 Page - Renesas Technology Corp

Back Button R5F56517FDFM Datasheet HTML 94Page - Renesas Technology Corp R5F56517FDFM Datasheet HTML 95Page - Renesas Technology Corp R5F56517FDFM Datasheet HTML 96Page - Renesas Technology Corp R5F56517FDFM Datasheet HTML 97Page - Renesas Technology Corp R5F56517FDFM Datasheet HTML 98Page - Renesas Technology Corp R5F56517FDFM Datasheet HTML 99Page - Renesas Technology Corp R5F56517FDFM Datasheet HTML 100Page - Renesas Technology Corp R5F56517FDFM Datasheet HTML 101Page - Renesas Technology Corp R5F56517FDFM Datasheet HTML 102Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 98 / 188 page
background image
R01DS0276EJ0240 Rev.2.40
Page 98 of 188
Oct 31, 2023
RX65N Group, RX651 Group
2. Electrical Characteristics
2.4
AC Characteristics
Note 1. The FCLK must run at a frequency of at least 4 MHz when changing the flash memory contents.
Note 1. When the 12-bit A/D converter is used, the frequency must be set to at least 1 MHz.
Table 2.11
Operating Frequency (High-Speed Operating Mode)
Conditions: VCC = AVCC0 = AVCC1 = VCC_USB = VBATT = 2.7 to 3.6 V, 2.7 V ≤ VREFH0 ≤ AVCC0,
VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = 0 V,
Ta = Topr
Item
Symbol
Min.
Typ.
Max.
Unit
Operating
frequency
System clock (ICLK)
f
120
MHz
Peripheral module clock (PCLKA)
120
Peripheral module clock (PCLKB)
60
Peripheral module clock (PCLKC)
60
Peripheral module clock (PCLKD)
60
Flash-IF clock (FCLK)
—*1
—60
External bus clock (BCLK)
Package of 144 pins or more
120
100-pin package
60
BCLK pin output
Package of 144 pins or more
60
100-pin package
30
SDRAM clock (SDCLK)
Package of 144 pins or more
60
SDCLK pin output
Package of 144 pins or more
60
Table 2.12
Operating Frequency (Low-Speed Operating Mode 1)
Conditions: VCC = AVCC0 = AVCC1 = VCC_USB = VBATT = 2.7 to 3.6 V, 2.7 V ≤ VREFH0 ≤ AVCC0,
VSS = AVSS0 = AVSS1 = VREFL0 = VSS_USB = 0 V,
Ta = Topr
Item
Symbol
Min.
Typ.
Max.
Unit
Operating
frequency
System clock (ICLK)
f
1
MHz
Peripheral module clock (PCLKA)
1
Peripheral module clock (PCLKB)
1
Peripheral module clock (PCLKC)*1
——
1
Peripheral module clock (PCLKD)*1
——
1
Flash-IF clock (FCLK)
1
External bus clock (BCLK)
Package of 144 pins or more
1
100-pin package
1
BCLK pin output
Package of 144 pins or more
1
100-pin package
1
SDRAM clock (SDCLK)
Package of 144 pins or more
1
SDCLK pin output
Package of 144 pins or more
1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Folha de dados Download

Go To PDF Page


Ligação URL



ALLDATASHEET é útil para você?  [ DONATE ] 

Sobre Alldatasheet   |   Publicidade   |   Contato conosco   |   Privacy Policy   |   Link para a ficha técnica    |   roca de Link   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com