Os motores de busca de Datasheet de Componentes eletrônicos
  Portuguese  ▼
ALLDATASHEETPT.COM

X  

ADAR4002ACPZ-R7 Folha de dados(PDF) 11 Page - Analog Devices

Nome de Peças ADAR4002ACPZ-R7
Descrição Electrónicos  0.5 GHz to 19 GHz, 1-Channel, Bidirectional True Time Delay Unit
PDF  66 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrônico  AD [Analog Devices]
Página de início  http://www.analog.com
Logo AD - Analog Devices

ADAR4002ACPZ-R7 Folha de dados(HTML) 11 Page - Analog Devices

Back Button ADAR4002ACPZ-R7 Datasheet HTML 7Page - Analog Devices ADAR4002ACPZ-R7 Datasheet HTML 8Page - Analog Devices ADAR4002ACPZ-R7 Datasheet HTML 9Page - Analog Devices ADAR4002ACPZ-R7 Datasheet HTML 10Page - Analog Devices ADAR4002ACPZ-R7 Datasheet HTML 11Page - Analog Devices ADAR4002ACPZ-R7 Datasheet HTML 12Page - Analog Devices ADAR4002ACPZ-R7 Datasheet HTML 13Page - Analog Devices ADAR4002ACPZ-R7 Datasheet HTML 14Page - Analog Devices ADAR4002ACPZ-R7 Datasheet HTML 15Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 66 page
background image
Data Sheet
ADAR4002
SPECIFICATIONS
analog.com
Rev. A | 11 of 66
SHIFT REGISTER MODE
The ADAR4002 offers an extremely simple serial shift register mode by asserting the MODE pin high. In this mode, there are no register
addresses, no sequencer functionality, and no short commands. The shift register has dual rank data registers and is controlled with the
UPDATE pin. The digital pins of the ADAR4002 are configured for a daisy-chain operation, with the possibility of one ADAR4002 driving
another, in as long a chain as required. Data comes in on CLK_IN and DATA_IO and shifts out on CSB/CLKO and DATA_O. Data is serially
shifted through the full chain of the devices. Once the correct TDU and DSA data are in the correct devices, an update signal is given to load
the data into the second rank register of the several devices. The second rank register data is immediately applied to the various TDUs and
DSAs on all the daisy chained ADAR4002 devices. Shift register mode timing is shown in Figure 8.
Figure 8. Timing Diagram for Two ADAR4002 Chips Daisy-Chained Together While in Shift Register Mode (Chip 1 Drives Chip 2)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66


Folha de dados Download

Go To PDF Page


Ligação URL



ALLDATASHEET é útil para você?  [ DONATE ] 

Sobre Alldatasheet   |   Publicidade   |   Contato conosco   |   Privacy Policy   |   Link para a ficha técnica    |   roca de Link   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com