Os motores de busca de Datasheet de Componentes eletrônicos
  Portuguese  ▼
ALLDATASHEETPT.COM

X  

AT89C5132-ROTUL Folha de dados(PDF) 150 Page - ATMEL Corporation

Nome de Peças AT89C5132-ROTUL
Descrição Electrónicos  USB Microcontroller with 64K Bytes Flash Memory
PDF  181 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrônico  ATMEL [ATMEL Corporation]
Página de início  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

AT89C5132-ROTUL Folha de dados(HTML) 150 Page - ATMEL Corporation

Back Button AT89C5132-ROTUL Datasheet HTML 146Page - ATMEL Corporation AT89C5132-ROTUL Datasheet HTML 147Page - ATMEL Corporation AT89C5132-ROTUL Datasheet HTML 148Page - ATMEL Corporation AT89C5132-ROTUL Datasheet HTML 149Page - ATMEL Corporation AT89C5132-ROTUL Datasheet HTML 150Page - ATMEL Corporation AT89C5132-ROTUL Datasheet HTML 151Page - ATMEL Corporation AT89C5132-ROTUL Datasheet HTML 152Page - ATMEL Corporation AT89C5132-ROTUL Datasheet HTML 153Page - ATMEL Corporation AT89C5132-ROTUL Datasheet HTML 154Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 150 / 181 page
background image
150
4173D–USB–02/06
AT89C5132
enabled by setting EADC bit in IEN1 register. This flag is set by hardware and must be reset by
software.
21.2
Registers
Table 31. ADCON Register
ADCON (S:F3h) – ADC Control Register
Reset Value = 0000 0000b
Table 32. ADCLK Register
ADCLK (S:F2h) – ADC Clock Divider Register
Reset Value = 0000 0000b
765
4321
0
-
ADIDL
ADEN
ADEOC
ADSST
-
-
ADCS
Bit Number
Bit
Mnemonic
Description
7-
Reserved
The value read from this bit is always 0. Do not set this bit.
6
ADIDL
ADC Pseudo-Idle Mode
Set to suspend the CPU core activity (pseudo-idle mode) during conversion.
Clear by hardware at the end of conversion.
5ADEN
ADC Enable Bit
Set to enable the A to D converter.
Clear to disable the A to D converter and put it in low power stand by mode.
4ADEOC
End Of Conversion Flag
Set by hardware when ADC result is ready to be read. This flag can generate an
interrupt.
Must be cleared by software.
3
ADSST
Start and Status Bit
Set to start an A to D conversion on the selected channel.
Cleared by hardware at the end of conversion.
2 - 1
-
Reserved
The value read from these bits is always 0. Do not set these bits.
0
ADCS
Channel Selection Bit
Set to select channel 0 for conversion.
Clear to select channel 1 for conversion.
765
4321
0
-
-
-
ADCD4
ADCD3
ADCD2
ADCD1
ADCD0
Bit Number
Bit
Mnemonic
Description
7 - 5
-
Reserved
The value read from these bits is always 0. Do not set these bits.
4 - 0
ADCD4:0
ADC Clock Divider
5-bit divider for ADC clock generation.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Folha de dados Download

Go To PDF Page


Ligação URL



ALLDATASHEET é útil para você?  [ DONATE ] 

Sobre Alldatasheet   |   Publicidade   |   Contato conosco   |   Privacy Policy   |   Link para a ficha técnica    |   roca de Link   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com