1:20 Differential Clock/Data Fanout Buffer
FastEdge™ Series
CY2DP3120
Cypress Semiconductor Corporation
•
3901 North First Street
•
San Jose
, CA 95134
•
408-943-2600
Document #: 38-07514 Rev.*C
Revised July 28, 2004
Features
• Twenty ECL/PECL differential outputs
• One ECL/PECL compatible differential or single-ended
clock inputs
• One HSTL compatible differential or single-ended clock
inputs
• Hot-swappable/-insertable
• 50 ps output-to-output skew
• 150 ps device-to-device skew
• 500 ps propagation delay (typical)
• 1.4 ps RMS period jitter (max.)
• 1.5 GHz Operation (2.7 GHz max. toggle frequency)
• PECL mode supply range: VCC = 2.5V± 5% to 3.3V±5%
with VEE = 0V
• ECL mode supply range: VE E = –2.5V± 5% to –3.3V±5%
with VCC = 0V
• Industrial temperature range: –40°C to 85°C
• 52-pin 1.4-mm TQFP package
• Temperature compensation like 100K ECL
• Pin compatible with MC100ES6221
Functional Description
The CY2DP3120 is a low-skew, low propagation delay 1-to-20
differential fanout buffer targeted to meet the requirements of
high-performance clock and data distribution applications. The
device is implemented on SiGe technology and has a fully
differential internal architecture that is optimized to achieve
low signal skews at operating frequencies of up to 1.5 GHz.
The device features two differential input paths that are multi-
plexed internally. This mux is controlled by the CLK_SEL pin.
The CY2DP3120 may function not only as a differential clock
buffer but also as a signal-level translator and fanout on
ECL/PECL signal to twenty ECL/PECL differential loads. An
external bias pin, VBB, is provided for this purpose. In such an
application, the VBB pin should be connected to either one of
the CLKA# or CLKB# inputs and bypassed to ground via a
0.01-
µF capacitor. Traditionally, in ECL, it is used to provide
the reference level to a receiving single-ended input that might
have a different self-bias point.
Since the CY2DP3120 introduces negligible jitter to the timing
budget, it is the ideal choice for distributing high frequency,
high precision clocks across back-planes and boards in
communication systems. Furthermore, advanced circuit
design schemes, such as internal temperature compensation,
ensure that the CY2DP3120 delivers consistent performance
over various platforms.
Block Diagram
Pin Configuration
VBB
Q0
Q0#
Q19
Q19#
VEE
VEE
VCC
CLKA
CLKA#
CLKB
CLKB#
CLK_SEL
VEE
VCC
Q6
Q7
Q6#
Q7#
Q8
Q8#
Q9
Q9#
Q10
Q10#
Q11
Q11#
VCC
VCC
CLK_SEL
VCC
CLKA
CLKA#
VBB
CLKB
CLKB#
VEE
Q19#
Q19
Q18#
Q18
40
41
42
43
44
45
46
47
48
49
50
51
52
1
2
3
4
5
6
7
8
9
10
11
12
13
26
25
24
23
22
21
20
19
18
17
16
15
14
39
38
37
36
35
34
33
32
31
30
29
28
27
CY2DP3120
Portuguese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
