HC705JB2GRSSLASHH datasheet(110/128 Pages) NXP

110 / 128 page

GENERAL RELEASE SPECIFICATION

August 28, 1998

INSTRUCTION SET

MC68HC705JB2

12-6

REV 1.1

third byte to the program counter if the speciﬁed bit tests true. The bit to be tested

and its condition (set or clear) is part of the opcode. The span of branching is from

–128 to +127 from the address of the next location after the branch instruction.

The CPU also transfers the tested bit to the carry/borrow bit of the condition code

Table 12-3. Jump and Branch Instructions

Instruction

Mnemonic

Branch if Carry Bit Clear

BCC

Branch if Carry Bit Set

BCS

Branch if Equal

BEQ

Branch if Half-Carry Bit Clear

BHCC

Branch if Half-Carry Bit Set

BHCS

Branch if Higher

BHI

Branch if Higher or Same

BHS

Branch if IRQ Pin High

BIH

Branch if IRQ Pin Low

BIL

Branch if Lower

BLO

Branch if Lower or Same

BLS

Branch if Interrupt Mask Clear

BMC

Branch if Minus

BMI

Branch if Interrupt Mask Set

BMS

Branch if Not Equal

BNE

Branch if Plus

BPL

Branch Always

BRA

Branch if Bit Clear

BRCLR

Branch Never

BRN

Branch if Bit Set

BRSET

Branch to Subroutine

BSR

Unconditional Jump

JMP

Jump to Subroutine

JSR

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com

HC705JB2GRS/H Folha de dados(PDF) 110 Page - NXP Semiconductors

HC705JB2GRS/H Folha de dados(HTML) 110 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Folha de dados Download

Ligação URL