Os motores de busca de Datasheet de Componentes eletrônicos
  Portuguese  ▼
ALLDATASHEETPT.COM

X  

S32K310 Folha de dados(PDF) 7 Page - NXP Semiconductors

Nome de Peças S32K310
Descrição Electrónicos  Supports S32K344, S32K324, S32K314, S32K312, S32K341 and S32K342. Data is preliminary for S32K311, S32K310, S32K328, S32K338, S32K348, S32K358 and S32K388
PDF  137 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrônico  NXP [NXP Semiconductors]
Página de início  http://www.nxp.com
Logo NXP - NXP Semiconductors

S32K310 Folha de dados(HTML) 7 Page - NXP Semiconductors

Back Button S32K310 Datasheet HTML 3Page - NXP Semiconductors S32K310 Datasheet HTML 4Page - NXP Semiconductors S32K310 Datasheet HTML 5Page - NXP Semiconductors S32K310 Datasheet HTML 6Page - NXP Semiconductors S32K310 Datasheet HTML 7Page - NXP Semiconductors S32K310 Datasheet HTML 8Page - NXP Semiconductors S32K310 Datasheet HTML 9Page - NXP Semiconductors S32K310 Datasheet HTML 10Page - NXP Semiconductors S32K310 Datasheet HTML 11Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 137 page
background image
Xbar (64 bit)
Fabric
2 MB Pflash with ECC
Memory
1 x QuadSPI
Up to 480 Mbps
4 bit data width
External Memory IF
1 x Ethernet, 100 Mbps
AVB/TSN
4 x FlexCAN
all ch support CAN FD
4 x LPUART (LIN)
Network
Communication
128 kB Dflash with ECC
256 kB RAM with ECC
Include 192 kB TCM
FXOSC (8-40 MHz)
Memory
OTA ready -
RWW, A/B swap
External
Flash/Ram
expansion by
QuadSPI
•
•
CPU Platform
Two independent
Arm M7 cores
Optimized for Real-
time with zero wait
I/D-TCM
•
•
Motor Control
On-chip motor
control subsystem
Offloading CPU
•
•
Future Proof Security/OTA
ISO26262 Compliant Safety System
Scalable Arm platform
Optimized for LOW power
Rich Network/Communication Interface
•
•
•
•
•
Safety
HW redundancy
MBIST/LBIST/Self Test
Clock/Voltage monitor
Centralized error
detection
ASIL B compliant
•
•
•
•
•
Security
HW accl for AES 256,
RSA 4096, ECC 521
Firmware included,
upgradable
Side-channel physical
protection
Meet Evita Full
function goal
•
•
•
•
Network/
Communication
Ethernet (TSN), CAN/
CAN FD, LIN
SAI for Audio
Flexible IO emulation
•
•
•
System
FIRC (48 MHz)
CPU Platform
Cortex-M7
160 MHz
FPU, DSP
I-cache
D-cache
Cortex-M7
160 MHz
FPU, DSP
I-cache
D-cache
Dual Core
SIRC (32 kHz)
SXOSC (32 kHz)
PLL
32ch DMA
32ch ext. INT/WKUP
Analog/Timers
BCTU (Body Control Trigger Unit)
2 x 24 ch 12 bit ADC
LCU (Logic Control Unit)
2 x 24 ch 16 bit eMIOS Timer
2 x LPCMP
Functional Safety
CMU
FCCU
MPU
SWT
EIM/ERM
STCU2
CRC
Security: HSE-B
Cortex-M0+
RAM
XRDC
Access control
Lifecycle
Management
Asymmetric Hardware Accelerators
Symmetric Hardware Accelerators
TRNG/PRNG
Debug/Trace (SWD/JTAG/ETB)
32 ch FlexIO
Emulating
UART, I2C, SPI
I2S, SENT, PWM
4 x LPSPI
2 x LPI2C
2 x SAI (TDM, I2S)
32 bit RTC
Figure 4. S32K322: ASIL B Dual Core 2MB General Purpose MCU
Xbar (64 bit)
Fabric
1 MB Pflash with ECC
Memory
1 x QuadSPI
Up to 480 Mbps
4 bit data width
External Memory IF
1 x Ethernet, 100 Mbps
AVB/TSN
4 x FlexCAN
all ch support CAN FD
4 x LPUART (LIN)
Network
Communication
128 kB Dflash with ECC
256 kB RAM with ECC
Include 192 kB TCM
FXOSC (8-40 MHz)
Memory
OTA ready -
RWW, A/B swap
External
Flash/Ram
expansion by
QuadSPI
•
•
CPU Platform
Scalable Arm M7
core in Lockstep
Optimized for Real-
time with zero wait
I/D-TCM
•
•
Motor Control
On-chip motor
control subsystem
Offloading CPU
•
•
Future Proof Security/OTA
ISO26262 Compliant Safety System
Scalable Arm platform
Optimized for LOW power
Rich Network/Communication Interface
•
•
•
•
•
Safety
HW redundancy
MBIST/LBIST/Self Test
Clock/Voltage monitor
Centralized error
detection
ASIL D compliant
•
•
•
•
•
Security
HW accl for AES 256,
RSA 4096, ECC 521
Firmware included,
upgradable
Side-channel physical
protection
Meet Evita Full
function goal
•
•
•
•
Network/
Communication
Ethernet (TSN), CAN/
CAN FD, LIN
SAI for Audio
Flexible IO emulation
•
•
•
System
FIRC (48 MHz)
CPU Platform
Cortex-M7
160 MHz
FPU, DSP
I-cache
D-cache
Lockstep Core
SIRC (32 kHz)
SXOSC (32 kHz)
PLL
32ch DMA
32ch ext. INT/WKUP
Analog/Timers
BCTU (Body Control Trigger Unit)
2 x 24 ch 12 bit ADC
LCU (Logic Control Unit)
2 x 24 ch 16 bit eMIOS Timer
2 x LPCMP
Functional Safety
CMU
FCCU
MPU
SWT
EIM/ERM
STCU2
CRC
Security: HSE-B
Cortex-M0+
RAM
XRDC
Access control
Lifecycle
Management
Asymmetric Hardware Accelerators
Symmetric Hardware Accelerators
TRNG/PRNG
Debug/Trace (SWD/JTAG/ETB)
32 ch FlexIO
Emulating
UART, I2C, SPI
I2S, SENT, PWM
4 x LPSPI
2 x LPI2C
2 x SAI (TDM, I2S)
Cortex-M7
160 MHz
FPU, DSP
I-cache
D-cache
32 bit RTC
Figure 5. S32K341: ASIL D Lockstep Core 1MB General Purpose MCU
NXP Semiconductors
Block diagram
S32K3xx Data Sheet, Rev. 5.2, 10/2022
Data Sheet: Technical Data
Preliminary Information
7 / 137



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Folha de dados Download

Go To PDF Page


Ligação URL



ALLDATASHEET é útil para você?  [ DONATE ] 

Sobre Alldatasheet   |   Publicidade   |   Contato conosco   |   Privacy Policy   |   Link para a ficha técnica    |   roca de Link   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com