ADP1048WARQZ-R7 datasheet(78/82 Pages) AD

78 / 82 page

ADP1048W

Data Sheet

CS ADC OFFSET TRIM FOR 500 mV RANGE REGISTER

This register must be unlocked for write access; see Table 61.

Table 144. Register 0xFE54—CS ADC Offset Trim for 500 mV Range

Bits

Bit Name

R/W

Description

[7:0]

CS ADC offset trim

R/W

This register calibrates the CS current sense offset (the offset is always subtracted from the ADC

output).

CS ADC GAIN TRIM FOR HIGH (750 mV) RANGE REGISTER

This register must be unlocked for write access; see Table 61.

Table 145. Register 0xFE7E—CS ADC Gain Trim for High (750 mV) Range

Bits

Bit Name

R/W

Description

Gain polarity

R/W

1 = negative gain is introduced.

0 = positive gain is introduced.

[6:0]

CS ADC gain trim

R/W

This register calibrates the CS current sense gain.

CS ADC OFFSET TRIM FOR HIGH (750 mV) RANGE REGISTER

This register must be unlocked for write access; see Table 61.

Table 146. Register 0xFE7F—CS ADC Offset Trim for High (750 mV) Range

Bits

Bit Name

R/W

Description

[7:0]

CS ADC offset trim

R/W

This register calibrates the CS current sense offset (the offset is always subtracted from the ADC

output).

LATCHED FLAG REGISTERS

The bits in the latched flag registers remain set (latched) to allow users to detect an intermittent fault. Reading a latched flag register resets

the flags in that register.

Table 147. Register 0xFE80—Latched Flag 0

Bits

Bit Name

R/W

Description

MAX_MODULATION

1 = maximum modulation limit is reached.

MIN_MODULATION

1 = minimum modulation limit is reached.

OLP

1 = one of the two voltage dividers is probably disconnected or malfunctioning.

FAST_OVP

1 = the threshold set for the comparator on the OVP pin has been crossed.

AC_PERIOD

1 = controller is not able to detect the ac line period; the maximum value of the period is used

and this flag is set.

BROWN_OUT

1 = VAC is lower than the value stored in VIN_ON (Register 0x35).

SOFT_START

1 = system is in soft start sequence; fast loop filter is in use.

INRUSH

1 = INRUSH control relay is off.

Table 148. Register 0xFE81—Latched Flag 1

Bits

Bit Name

R/W

Description

RSVD

Reserved.

EEPROM_UNLOCKED

1 = EEPROM is unlocked and its contents can be written.

EEPROM_CRC

1 = downloaded EEPROM contents are incorrect.

I2C_ADDRESS

1 = the resistor on the ADD pin has a value that can cause an error in the address assignment

(the address falls too close to the threshold between two addresses).

LOW_LINE

1 = input voltage is higher than the high line threshold.

FAST_OCP

1 = the threshold set for the comparator on the ILIM pin has been crossed.

SYNC_LOCK

1 = external synchronization frequency is locked.

AC_OK

This flag is a programmable combination of other internal flags and refers to the condition of

the input voltage. A value of 1 means that the output of the AC_OK pin is low.

Rev. 0 | Page 78 of 82

ADP1048WARQZ-R7 Folha de dados(PDF) 78 Page - Analog Devices

ADP1048WARQZ-R7 Folha de dados(HTML) 78 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82

Folha de dados Download

Ligação URL