| Os motores de busca de Datasheet de Componentes eletrônicos |
|
STM32MP157F Folha de dados(PDF) 45 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM32MP157F Folha de dados(HTML) 45 Page - STMicroelectronics |
|
45 / 260 page ![]() DS12505 Rev 5 45/260 STM32MP157C/F Functional overview 59 3.31 Display serial interface (DSI) The display serial interface (DSI) is part of a group of communication protocols defined by the MIPI® Alliance. The MIPI® DSI host controller is a digital core that implements all protocol functions defined in the MIPI® DSI specification. It provides an interface between the system and the MIPI® D-PHY, allowing the communication with a DSI-compliant display. • Compliant with MIPI® Alliance standards • Interface with MIPI® D-PHY • Supports all commands defined in the MIPI® Alliance specification for DCS • Supports up to two D-PHY data lanes at 1 Gbps • Bidirectional communication and escape mode support through data lane 0 • Supports non-continuous clock in D-PHY clock lane for additional power saving • Supports ultra-low-power mode with PLL disabled • ECC and checksum capabilities • Support for end of transmission packet (EoTp) • Fault recovery schemes • Configurable selection of system interfaces: – AMBA APB for control and optional support for generic and DCS commands – Video mode interface through LTDC – Adapted command mode interface through LTDC – Independently programmable virtual channel ID in video mode, adapted command mode and APB slave • Video mode interfaces features: – LTDC interface color coding mappings into 16, 18 and 24-bit interface – Programmable polarity of all LTDC interface signals – Maximum resolution is limited by available DSI physical link bandwidth • Adapted interface features: – Support for sending large amounts of data through the memory_write_start (WMS) and memory_write_continue (WMC) DCS commands – LTDC interface color coding mappings into 16, 18 and 24-bit interface • Video mode pattern generator 3.32 True random number generator (RNG1, RNG2) All the devices embed two RNG that deliver 32-bit random numbers generated by an integrated analog circuit. RNG1 can be defined (in ETZPC) as accessible by secure software only. |
|
Ligação URL |
| ALLDATASHEET é útil para você? [ DONATE ] |
Sobre Alldatasheet | Publicidade | Contato conosco | Privacy Policy | Link para a ficha técnica | roca de Link | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |