ADC32RF83 datasheet(66/138 Pages) TI

Nome de Peças	ADC32RF83

Descrição Electrónicos	ADC32RF8x Dual-Channel, 3-GSPS Telecom Receiver and Feedback Devices

PDF	138 Pages

Scroll/Zoom	100%

Fabricante Electrônico	TI [Texas Instruments]

Página de início	http://www.ti.com

Logo

66 / 138 page

R/W

SDIN

SCLK

SEN

RESET

A11

A10

ADC32RF80, ADC32RF83

SBAS774A – MAY 2016 – REVISED DECEMBER 2016

www.ti.com

Product Folder Links: ADC32RF80 ADC32RF83

Submit Documentation Feedback

3. Writing into the desired register by setting both the M bit and P bit to 1. Write register content. When a page

is selected, multiple writes into the same page can be done. Addressing in an SPI cycle begins with 6xxx

when selecting a page from the digital bank because the M bit must be set to 1, as shown in Figure 140.

Note that the JESD digital page is common for both channels. The CH bit can be used to distinguish

between two channels when programming registers in the JESD digital page. When CH = 0, registers are

programmed for channel B; when CH = 1, registers are programmed for channel A. Thus, an SPI cycle to

program registers for channel B begins with 6xxx and channel A begins with 7xxx.

Figure 140. SPI Write Timing Diagram for Digital Bank Register Write

ADC32RF83 Folha de dados(PDF) 66 Page - Texas Instruments