Os motores de busca de Datasheet de Componentes eletrônicos
  Portuguese  ▼
ALLDATASHEETPT.COM

X  

AM652X Folha de dados(PDF) 217 Page - Texas Instruments

Nome de Peças AM652X
Descrição Electrónicos  Sitara Processors
PDF  299 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrônico  TI1 [Texas Instruments]
Página de início  http://www.ti.com
Logo TI1 - Texas Instruments

AM652X Folha de dados(HTML) 217 Page - Texas Instruments

Back Button AM652X Datasheet HTML 213Page - Texas Instruments AM652X Datasheet HTML 214Page - Texas Instruments AM652X Datasheet HTML 215Page - Texas Instruments AM652X Datasheet HTML 216Page - Texas Instruments AM652X Datasheet HTML 217Page - Texas Instruments AM652X Datasheet HTML 218Page - Texas Instruments AM652X Datasheet HTML 219Page - Texas Instruments AM652X Datasheet HTML 220Page - Texas Instruments AM652X Datasheet HTML 221Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 217 / 299 page
background image
OSPI_DQS
OSPI_D[i:0]
OSPI_TIMING_06
O21
O 2
2
OSPI_CLK
OSPI_D[i:0]
OSPI_TIMING_05
O 9
1
O20
217
AM6548, AM6528, AM6546
AM6526, AM6527
www.ti.com
SPRSP08E – NOVEMBER 2017 – REVISED OCTOBER 2018
Submit Documentation Feedback
Product Folder Links: AM6548 AM6528 AM6546 AM6526 AM6527
Specifications
Copyright © 2017–2018, Texas Instruments Incorporated
(1) i in [i:0] = 7 for OSPI0, i in [i:0] = 3 for OSPI1
Figure 5-96. OSPI Timing Requirements - SDR, No Loopback Clock and Internal Pad Loopback Clock
Figure 5-97. OSPI Timing Requirements - SDR, External Loopback Clock
Table 5-91. OSPI DLL Delay Mapping for Timing Modes
MODE
OSPI_PHY_CONFIGURATION_REG BITFIELD
DELAY VALUE
1.8V, OSPI0 DDR TX
PHY_CONFIG_TX_DLL_DELAY_FLD
0x45
1.8V, OSPI1 DDR TX
PHY_CONFIG_TX_DLL_DELAY_FLD
0x4B
3.3V, OSPI0 DDR TX
PHY_CONFIG_TX_DLL_DELAY_FLD
0x46
3.3V, OSPI1 DDR TX
PHY_CONFIG_TX_DLL_DELAY_FLD
0x4C
1.8V, OSPI0 DQS
PHY_CONFIG_RX_DLL_DELAY_FLD
0x14
1.8V, OSPI1 DQS
PHY_CONFIG_RX_DLL_DELAY_FLD
0x16
3.3V, OSPI0 DQS
PHY_CONFIG_RX_DLL_DELAY_FLD
0x3A
3.3V, OSPI1 DQS
PHY_CONFIG_RX_DLL_DELAY_FLD
0x3E
All other modes
PHY_CONFIG_TX_DLL_DELAY_FLD,
PHY_CONFIG_RX_DLL_DELAY_FLD
0x0
5.11.5.19 OLDI
Table 5-92. OLDI Switching Characteristics
NO.
PARAMETER
MODE
MIN
MAX
UNIT
O1
LVDS Low-to-High Transition Time max
IOSET1
0.18
0.5
ns
O2
LVDS high-to-low Transition Time max
IOSET1
0.18
0.5
ns
O3
Transmitter Output Bit Width Min
IOSET1
1
1
UI
O4
Transmitter Pulse Positions – Normalized
IOSET1
0.25
0.75
ns
O5
Variation in transmitter pulse position across Bit 7:0 pulse positions
IOSET1
-0.06
0.06
ns
O6
TxOut Channel to Channel Skew
IOSET1
110
ns
O7
Transmitter Jitter Cycle-to-Cycle
IOSET1
0.028
0.035
ns
O8
Input Total Jitter Tolerance (Includes data to clock skew, pulse position
variation.)
IOSET1
0.25
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Folha de dados Download

Go To PDF Page


Ligação URL



ALLDATASHEET é útil para você?  [ DONATE ] 

Sobre Alldatasheet   |   Publicidade   |   Contato conosco   |   Privacy Policy   |   Link para a ficha técnica    |   roca de Link   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com