| Os motores de busca de Datasheet de Componentes eletrônicos |
|
AM652X Folha de dados(PDF) 215 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
AM652X Folha de dados(HTML) 215 Page - Texas Instruments |
|
215 / 299 page ![]() OSPI_CLK OSPI_D[i:0] OSPI_TIMING_02 OSPI_CSn O10 O11 O9 O8 O12 O7 215 AM6548, AM6528, AM6546 AM6526, AM6527 www.ti.com SPRSP08E – NOVEMBER 2017 – REVISED OCTOBER 2018 Submit Documentation Feedback Product Folder Links: AM6548 AM6528 AM6546 AM6526 AM6527 Specifications Copyright © 2017–2018, Texas Instruments Incorporated Table 5-88. OSPI Switching Characteristics - SDR Mode (1) (continued) NO. PARAMETER DESCRIPTION MODE MIN MAX UNIT O11 td(CLK-CSn) Delay time, CLK rising edge to CSn inactive edge 1.8V -1+0.475 * P + 0.975 * N * R (3) (4) (5) 1+0.475 * P + 0.975 * N * R (3) (4) (5) ns 3.3V -1+0.475 * P + 0.975 * N * R (3) (4) (5) 1+0.475 * P + 0.975 * N * R (3) (4) (5) ns O12 td(CLK-D) Delay time, CLK active edge to D[i:0] transition 1.8V -1.15 1.25 ns 3.3V -1.33 1.51 ns (1) i in [i:0] = 7 for OSPI0, i in [i:0] = 3 for OSPI1 (2) P = CLK cycle time (3) P = SCLK period (4) N = OSPI_DEV_DELAY_REG[D_INIT_FLD] (5) R = refclk Figure 5-93. OSPI Switching Characteristics - SDR Table 5-89, Table 5-90, Figure 5-94, Figure 5-95, Figure 5-96, and Figure 5-97 presents timing requirements for OSPI DDR and SDR Mode. Table 5-89. OSPI Timing Requirements - DDR Mode (1) NO. PARAMETE R DESCRIPTION MODE MIN MAX UNIT O13 tsu(D-CLK) Setup time, D[i:0] valid before active CLK edge 1.8V, No Loopback Clock; 1.8V, Internal Pad Loopback Clock 5.23 ns 3.3V, No Loopback Clock; 3.3V, Internal Pad Loopback Clock 6.19 ns O14 th(CLK-D) Hold time, D[i:0] valid after active CLK edge 1.8V, No Loopback Clock; 1.8V, Internal Pad Loopback Clock 1.84 ns 3.3V, No Loopback Clock; 3.3V, Internal Pad Loopback Clock 2.34 ns O15 tsu(D-LBCLK) Setup time, D[i:0] valid before active LBCLK (DQS) edge 1.8V, External Board Loopback Clock 0.52 ns 3.3V, External Board Loopback Clock 1.97 ns O16 th(LBCLK-D) Hold time, D[i:0] valid after active LBCLK (DQS) edge 1.8V, External Board Loopback Clock 1.8 (2) ns 3.3V, External Board Loopback Clock 2.2 (2) ns |
|
Ligação URL |
| ALLDATASHEET é útil para você? [ DONATE ] |
Sobre Alldatasheet | Publicidade | Contato conosco | Privacy Policy | Link para a ficha técnica | roca de Link | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |