Os motores de busca de Datasheet de Componentes eletrônicos
  Portuguese  ▼
ALLDATASHEETPT.COM

X  

DS3154 Folha de dados(PDF) 16 Page - Dallas Semiconductor

Nome de Peças DS3154
Descrição Electrónicos  Single/Dual/Triple/Quad DS3/E3/STS-1 LIUs
PDF  60 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrônico  DALLAS [Dallas Semiconductor]
Página de início  https://www.maximintegrated.com/en.html
Logo DALLAS - Dallas Semiconductor

DS3154 Folha de dados(HTML) 16 Page - Dallas Semiconductor

Back Button DS3154 Datasheet HTML 12Page - Dallas Semiconductor DS3154 Datasheet HTML 13Page - Dallas Semiconductor DS3154 Datasheet HTML 14Page - Dallas Semiconductor DS3154 Datasheet HTML 15Page - Dallas Semiconductor DS3154 Datasheet HTML 16Page - Dallas Semiconductor DS3154 Datasheet HTML 17Page - Dallas Semiconductor DS3154 Datasheet HTML 18Page - Dallas Semiconductor DS3154 Datasheet HTML 19Page - Dallas Semiconductor DS3154 Datasheet HTML 20Page - Dallas Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 16 / 60 page
background image
DS3151/DS3152/DS3153/DS3154 Single/Dual/Triple/Quad DS3/E3/STS-1 LIUs
16 of 60
Status Register Description
The status registers have two types of status bits. Real-time status bits—located in the SRn registers—indicate the
state of a signal at the time it was read. Latched status bits—located in the SRLn registers—are set when a signal
changes state (low-to-high, high-to-low, or both, depending on the bit) and cleared when written with a logic 1
value. After clearing, latched status bits remain cleared until the signal changes state again. Interrupt-enable bits—
located in the SRIEn registers—control whether or not the
INT pin is driven low when latched register bits are set.
Figure 5-1. Status Register Logic
Register Name:
GCRn
Register Description:
Global Configuration Register
Register Address:
00h, 10h, 20h, 30h
Bit
7
6
5
4
3
2
1
0
Name
E3M
STS
LLB
RLB
TDSA
TDSB
RST
Default
0
0
0
0
0
0
0
Bit 7: E3 Mode Enable (E3M)
0 = DS3 operation
1 = E3 or STS-1 operation
Bit 6: STS-1 Mode Enable (STS)
When E3M = 1,
0 = E3 operation
1 = STS-1 operation
When E3M = 0, STS selects the DS3 AIS pattern (Table 4-F).
Bits 5, 4: Local Loopback, Remote Loopback Select (LLB, RLB)
00 = no loopback
01 = remote loopback
10 = analog local loopback
11 = digital local loopback
Bits 3, 2: Transmitter Data Select (TDSA, TDSB). See Table 4-F for details.
Bit 0: Reset (RST). When this bit is high, the digital logic of the LIU is held in reset and all registers for that LIU
(except the RST bit) are forced to their default values. RST is cleared to 0 at power-up and when the
RST pin is
activated.
0 = normal operation
1 = reset LIU
WR
WR
EVENT
LATCHED STATUS REGISTER
SET ON EVENT DETECT CLEAR
ON WRITE LOGIC 1
INT ENABLE
REGISTER
SR
SRL
INT
OTHER INT
SOURCE
REAL-TIME STATUS
LATCHED STATUS



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60


Folha de dados Download

Go To PDF Page


Ligação URL



ALLDATASHEET é útil para você?  [ DONATE ] 

Sobre Alldatasheet   |   Publicidade   |   Contato conosco   |   Privacy Policy   |   Link para a ficha técnica    |   roca de Link   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com