Os motores de busca de Datasheet de Componentes eletrônicos
  Portuguese  ▼
ALLDATASHEETPT.COM

X  

Preview PDF HTML

ADAU1772BCPZ-R7 Folha de dados(PDF) 10 Page - Analog Devices

Nome de Peças ADAU1772BCPZ-R7
Descrição Electrónicos  Four ADC, Two DAC Low Power Codec
PDF  117 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrônico  AD [Analog Devices]
Página de início  http://www.analog.com
Logo AD - Analog Devices

ADAU1772BCPZ-R7 Folha de dados(HTML) 10 Page - Analog Devices

Back Button ADAU1772BCPZ-R7 Datasheet HTML 6Page - Analog Devices ADAU1772BCPZ-R7 Datasheet HTML 7Page - Analog Devices ADAU1772BCPZ-R7 Datasheet HTML 8Page - Analog Devices ADAU1772BCPZ-R7 Datasheet HTML 9Page - Analog Devices ADAU1772BCPZ-R7 Datasheet HTML 10Page - Analog Devices ADAU1772BCPZ-R7 Datasheet HTML 11Page - Analog Devices ADAU1772BCPZ-R7 Datasheet HTML 12Page - Analog Devices ADAU1772BCPZ-R7 Datasheet HTML 13Page - Analog Devices ADAU1772BCPZ-R7 Datasheet HTML 14Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 117 page
background image
Data Sheet
ADAU1772
Rev. C | Page 9 of 116
TYPICAL POWER CONSUMPTION
Typical active noise cancelling (ANC) settings. Master clock = 12.288 MHz, fS = 192 kHz. On-board regulator enabled. Two analog-to-
digital converters (ADCs) with PGA enabled and two ADCs configured for line input; no input signal. Two digital-to-analog converters
(DACs) configured for differential headphone operation; DAC outputs unloaded. Both MICBIAS0 and MICBIAS1 enabled. ASRCs and
pulse density modulated (PDM) modulator disabled. Core running 26 out of 32 possible instructions. For total power consumption, add
IOVDD at 8 kHz slave current listed in Table 4.
Table 5.
Operating Voltage
Power Management Setting
Typical AVDD Power Consumption
(mA)
Typical ADC THD + N
(dB)
Typical HP Output
THD + N (dB)
AVDD = IOVDD = 3.3 V
Normal (default)
11.5
−93
−87.5
Extreme power saving
9.4
−93
−86.5
Power saving
9.8
−93
−86.5
Enhanced performance
12.65
−93
−90.5
AVDD = IOVDD = 1.8 V
Normal (default)
9.37
−86
−91
Extreme power saving
7.40
−84.5
−87
Power saving
7.78
−84.5
−87.5
Enhanced performance
10.4
−86
−94.5
DIGITAL FILTERS
Table 6.
Parameter
Test Conditions/Comments
Min
Typ
Max
Unit
ADC INPUT TO DAC OUTPUT PATH
Pass-Band Ripple
DC to 20 kHz, fS = 192 kHz
±0.02
dB
Group Delay
fS = 192 kHz
38
µs
SAMPLE RATE CONVERTER
Pass Band
LRCLK < 63 kHz
0
0.475 × fS
kHz
63 kHz < LRCLK <130 kHz
0
0.4286 × fS
LRCLK > 130 kHz
0
0.4286 × fS
Pass-Band Ripple
Upsampling, 96 kHz
−0.27
0.05
dB
Upsampling, 192 kHz
−0.06
0.05
dB
Downsampling, 96 kHz
0
0.07
dB
Downsampling, 192 kHz
0
0.07
dB
Input/Output Frequency Range
8
192
kHz
Dynamic Range
100
dB
Total Harmonic Distortion + Noise
−90
dB
Startup Time
15
ms
PDM MODULATOR
Dynamic Range (A-Weighted)
112
dB
Total Harmonic Distortion + Noise
−92
dB



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Folha de dados Download

Go To PDF Page


Ligação URL



ALLDATASHEET é útil para você?  [ DONATE ] 

Sobre Alldatasheet   |   Publicidade   |   Contato conosco   |   Privacy Policy   |   Link para a ficha técnica    |   roca de Link   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com