STM32L162VC datasheet(97/123 Pages) STMICROELECTRONICS

97 / 123 page

DocID022881 Rev 10

97/123

STM32L162VC, STM32L162RC

104

Figure 27. Maximum dynamic current consumption on VREF+ supply pin during ADC

conversion

General PCB design guidelines

Power supply decoupling should be performed as shown in Figure 9. The applicable

procedure depends on whether VREF+ is connected to VDDA or not. The 100 nF capacitors

should be ceramic (good quality). They should be placed as close as possible to the chip.

ADC clock

Sampling (n cycles)

Conversion (12 cycles)

Iref+

300µA

700µA

MS36686V1

Table 58. Maximum source impedance RAIN max(1)

(µs)

RAIN max (kΩ)

Ts (cycles)

fADC=16 MHz(2)

Multiplexed channels

Direct channels

2.4 V < VDDA < 3.6 V 1.8 V < VDDA < 2.4 V 2.4 V < VDDA < 3.6 V 1.8 V < VDDA < 2.4 V

0.25

Not allowed

0.7

Not allowed

0.5625

0.8

Not allowed

2.0

1.0

2.0

0.8

4.0

3.0

1.5

3.0

1.8

6.0

4.5

6.8

4.0

15.0

10.0

15.0

10.0

30.0

20.0

32.0

25.0

50.0

40.0

192

50.0

384

1. Guaranteed by design.

2. Number of samples calculated for fADC = 16 MHz. For fADC = 8 and 4 MHz the number of sampling cycles can be reduced

with respect to the minimum sampling time Ts (µs),

STM32L162VC Folha de dados(PDF) 97 Page - STMicroelectronics

STM32L162VC Folha de dados(HTML) 97 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Folha de dados Download

Ligação URL