 |
Os motores de busca de Datasheet de Componentes eletrônicos |
|
|
Os motores de busca de Datasheet de Componentes eletrônicos |
|
P87C51RB2BBD Folha de dados(PDF) 46 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
P87C51RB2BBD Folha de dados(HTML) 46 Page - NXP Semiconductors |
|
|
46 / 67 page  Philips Semiconductors Product data P87C51RA2/RB2/RC2/RD2 80C51 8-bit microcontroller family 8KB/16KB/32KB/64KB OTP with 512B/1KB RAM, low voltage (2.7 to 5.5 V), low power, high speed (30/33 MHz) 2003 Jan 24 46 AC ELECTRICAL CHARACTERISTICS (12-CLOCK MODE, 5 V ±10% OPERATION) Tamb = 0 °C to +70 °C or –40 °C to +85 °C ; VCC = 5 V ±10%, VSS = 0 V1,2,3,4 Symbol Figure Parameter Limits 16 MHz Clock Unit MIN MAX MIN MAX 1/tCLCL 38 Oscillator frequency 0 33 MHz tLHLL 34 ALE pulse width 2 tCLCL–8 117 ns tAVLL 34 Address valid to ALE low tCLCL –13 49.5 ns tLLAX 34 Address hold after ALE low tCLCL –20 42.5 ns tLLIV 34 ALE low to valid instruction in 4 tCLCL –35 215 ns tLLPL 34 ALE low to PSEN low tCLCL –10 52.5 ns tPLPH 34 PSEN pulse width 3 tCLCL –10 177.5 ns tPLIV 34 PSEN low to valid instruction in 3 tCLCL –35 152.5 ns tPXIX 34 Input instruction hold after PSEN 0 0 ns tPXIZ 34 Input instruction float after PSEN tCLCL –10 52.5 ns tAVIV 34 Address to valid instruction in 5 tCLCL –35 277.5 ns tPLAZ 34 PSEN low to address float 10 10 ns Data Memory tRLRH 35 RD pulse width 6 tCLCL –20 355 ns tWLWH 36 WR pulse width 6 tCLCL –20 355 ns tRLDV 35 RD low to valid data in 5 tCLCL –35 277.5 ns tRHDX 35 Data hold after RD 0 0 ns tRHDZ 35 Data float after RD 2 tCLCL –10 115 ns tLLDV 35 ALE low to valid data in 8 tCLCL –35 465 ns tAVDV 35 Address to valid data in 9 tCLCL –35 527.5 ns tLLWL 35, 36 ALE low to RD or WR low 3 tCLCL –15 3 tCLCL +15 172.5 202.5 ns tAVWL 35, 36 Address valid to WR low or RD low 4 tCLCL –15 235 ns tQVWX 36 Data valid to WR transition tCLCL –25 37.5 ns tWHQX 36 Data hold after WR tCLCL –15 47.5 ns tQVWH 36 Data valid to WR high 7 tCLCL –5 432.5 ns tRLAZ 35 RD low to address float 0 0 ns tWHLH 35, 36 RD or WR high to ALE high tCLCL –10 tCLCL +10 52.5 72.5 ns External Clock tCHCX 38 High time 0.32 tCLCL tCLCL – tCLCX ns tCLCX 38 Low time 0.32 tCLCL tCLCL – tCHCX ns tCLCH 38 Rise time 5 ns tCHCL 38 Fall time 5 ns Shift register tXLXL 37 Serial port clock cycle time 12 tCLCL 750 ns tQVXH 37 Output data setup to clock rising edge 10 tCLCL –25 600 ns tXHQX 37 Output data hold after clock rising edge 2 tCLCL –15 110 ns tXHDX 37 Input data hold after clock rising edge 0 0 ns tXHDV 37 Clock rising edge to input data valid5 10 tCLCL –133 492 ns NOTES: 1. Parameters are valid over operating temperature range unless otherwise specified. 2. Load capacitance for port 0, ALE, and PSEN = 100 pF, load capacitance for all outputs = 80 pF 3. Interfacing the microcontroller to devices with float time up to 45 ns is permitted. This limited bus contention will not cause damage to port 0 drivers. 4. Parts are guaranteed by design to operate down to 0 Hz. 5. Below 16 MHz this parameter is 8 tCLCL – 133. |
|
Ligação URL |
| ALLDATASHEET é útil para você? [ DONATE ] |
Sobre Alldatasheet | Publicidade | Contato conosco | Privacy Policy | Link para a ficha técnica | roca de Link | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Portuguese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
