Os motores de busca de Datasheet de Componentes eletrônicos
  Portuguese  ▼
ALLDATASHEETPT.COM

X  

LM4855 Folha de dados(PDF) 14 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor. Click here to check the latest version.
Nome de Peças LM4855
Descrição Electrónicos  Boomer AUDIO POWER AMPLIFIER Integrated Audio Amplifier System
PDF  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrônico  NSC [National Semiconductor (TI)]
Página de início  http://www.national.com
Logo NSC - National Semiconductor (TI)

LM4855 Folha de dados(HTML) 14 Page - National Semiconductor (TI)

Back Button LM4855 Datasheet HTML 10Page - National Semiconductor (TI) LM4855 Datasheet HTML 11Page - National Semiconductor (TI) LM4855 Datasheet HTML 12Page - National Semiconductor (TI) LM4855 Datasheet HTML 13Page - National Semiconductor (TI) LM4855 Datasheet HTML 14Page - National Semiconductor (TI) LM4855 Datasheet HTML 15Page - National Semiconductor (TI) LM4855 Datasheet HTML 16Page - National Semiconductor (TI) LM4855 Datasheet HTML 17Page - National Semiconductor (TI) LM4855 Datasheet HTML 18Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 14 / 24 page
background image
APPLICATION INFORMATION
SPI PIN DESCRIPTION
DATA: This is the serial data input pin.
CLK: This is the clock input pin.
ENB: This is the SPI enable pin and is active-high.
SPI OPERATION DESCRIPTION
The serial data bits are organized into a field which contains
8 bits of data defined by TABLE 1. The Data 0 to Data 2 bits
determine the output mode of the LM4855 as shown in
TABLE 2. The Data 3 to Data 7 bits determine the volume
level setting as illustrated by TABLE 3. For each SPI transfer,
the data bits are written to the DATA pin with the least
significant bit (LSB) first. All serial data are sampled at the
rising edge of the CLK signal. Once all the data bits have
been sampled, ENB transitions from logic-high to logic-low
to complete the SPI sequence. All 8 bits must be received
before any data latch can occur. Any excess CLK and DATA
transitions will be ignored after the eighth rising clock edge
has occurred. For any data sequence longer than 8 bits, only
the first 8 bits will get loaded into the shift register and the
rest of the bits will be disregarded.
TABLE 1. Bit Allocation
Data 0
Mode Select
Data 1
Mode Select
Data 2
Mode Select
Data 3
Volume Control
Data 4
Volume Control
Data 5
Volume Control
Data 6
Volume Control
Data 7
Volume Control
TABLE 2. Output Mode Selection
Output Mode #
Data 2
Data 1
Data 0
SPKR
OUT
R
OUT
L
OUT
0
0
0
0
SD
SD
SD
1
001
12dB x P
IHF
SD
SD
2
0
1
0
MUTE
G1 x P
HS
G1xP
HS
3
011
12dB x P
IHF
G1xP
HS
G1xP
HS
4
1
0
0
MUTE
G2 x R
G2 x L
5
101
12dB x P
IHF
G2xR
G2xL
6
1
1
0
MUTE
(G1 x P
HS)+(G2xR)
(G1xP
HS)+(G2xL)
7
111
12dB x P
IHF
(G1xP
HS)+(G2xR)
(G1xP
HS)+(G2xL)
R = Rin
L = Lin
PIHF = Phone_In_IHF
PHS = Phone_In_HS
SD = Shutdown Mode
MUTE = Mute Mode
G1 = gain from PHS to LOUT/ROUT
G2 = gain from LIN/ RIN to LOUT/ROUT
Default Mode upon device power-up is Output Mode 0
www.national.com
14



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


Folha de dados Download

Go To PDF Page


Ligação URL



ALLDATASHEET é útil para você?  [ DONATE ] 

Sobre Alldatasheet   |   Publicidade   |   Contato conosco   |   Privacy Policy   |   Link para a ficha técnica    |   roca de Link   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com