| Os motores de busca de Datasheet de Componentes eletrônicos |
|
LM4855 Folha de dados(PDF) 4 Page - National Semiconductor (TI) |
|
|
|
|||||||||||||||||||||||||||||
LM4855 Folha de dados(HTML) 4 Page - National Semiconductor (TI) |
|
4 / 24 page ![]() Electrical Characteristics (Notes 3, 8) (Continued) The following specifications apply for V DD= 5.0V, TA= 25˚C unless otherwise specified. Symbol Parameter Conditions LM4855 Units (Limits) Typical (Note 5) Limits (Note 6) PSRR Power Supply Rejection Ratio SPKR OUT V RIPPLE = 200mVPP; f = 217Hz, CB = 1.0µF All audio inputs terminated into 50 Ω; Output referred Gain (BTL) = 12dB Output Mode 1, 3, 5, 7 57 54 dB (min) Power Supply Rejection Ratio R OUTand LOUT V RIPPLE = 200mVPP; f = 217Hz, CB = 1.0µF All audio inputs terminated into 50 Ω; Output referred Maximum gain setting Output Mode 2, 3 62 59 dB (min) Output Mode 4, 5 57 54 dB (min) Output Mode 6, 7 54 51 dB (min) V IH Logic High Input Voltage 1.4 V DD V (min) V (max) V IL Logic Low Input Voltage 0.4 GND V (max) V (min) Digital Volume Range (R IN and L IN) Input referred minimum gain -34.5 -35.1 -33.9 dB (min) dB (max) Input referred maximum gain 12.0 11.4 12.6 dB (min) dB (max) Digital Volume Stepsize 1.5 dB Digital Volume Stepsize Error ±0.1 ±0.6 dB ( max) Phone_In_IHF Volume BTL gain from Phone_In _IHF to SPKR OUT 12 11.4 12.6 dB (min) dB (max) Phone _In_IHF Mute Attenuation Output Mode 2, 4, 6 80 72 dB (min) Phone_In_IHF Input Impedance 20 15 25 k Ω (min) k Ω (max) Phone_In_HS Input Impedance Maximum gain setting 50 37.5 62.5 k Ω (min) k Ω (max) Mininum gain setting 100 75 125 k Ω (min) k Ω (max) R IN and LIN Input Impedance Maximum gain setting 33.5 25 42 k Ω (min) k Ω (max) Mininum gain setting 100 75 125 k Ω (min) k Ω (max) t SD Thermal Shutdown Temperature 170 150 ˚C (min) t ES Enable Setup Time (ENB) 20 ns (min) t EH Enable Hold Time (ENB) 20 ns (min) t EL Enable Low Time (ENB) 30 ns (min) t DS Data Setup Time (DATA) 20 ns (min) t DH Data Hold Time (DATA) 20 ns (min) t CS Clock Setup Time (CLK) 20 ns (min) t CH Clock Logic High Time (CLK) 50 ns (min) t CL Clock Logic Low Time (CLK) 50 ns (min) f CLK Clock Frequency DC 10 (min) MHz (max) www.national.com 4 |
|
|
Ligação URL |
| ALLDATASHEET é útil para você? [ DONATE ] |
Sobre Alldatasheet | Publicidade | Contato conosco | Privacy Policy | Link para a ficha técnica | roca de Link | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |