A25GFO080QL datasheet(33/58 Pages) AMICC

33 / 58 page

A25LQ080 Series

(April, 2016, Version 1.0)

AMIC Technology Corp.

Deep Power-down (DP)

Executing the Deep Power-down (DP) instruction is the only

way to put the device in the lowest consumption mode (the

Deep Power-down mode). It can also be used as an extra

software protection mechanism, while the device is not in

active use, since in this mode, the device ignores all Write,

Program and Erase instructions.

Driving Chip Select ( S ) High deselects the device, and puts

the device in the Standby mode (if there is no internal cycle

currently in progress). But this mode is not the Deep

Power-down mode. The Deep Power-down mode can only be

entered by executing the Deep Power-down (DP) instruction,

to reduce the standby current (from ICC1 to ICC2, as specified in

DC Characteristics Table.).

Once the device has entered the Deep Power-down mode, all

instructions are ignored except the Release from Deep

Power-down and Read Electronic Signature (RES) instruction.

This releases the device from this mode. The Release from

Deep Power-down and Read Electronic Signature (RES)

instruction also allows the Electronic Signature of the device

to be output on Serial Data Output (DO).

The Deep Power-down mode automatically stops at

Power-down, and the device always Powers-up in the

Standby mode.

The Deep Power-down (DP) instruction is entered by driving

Chip Select ( S ) Low, followed by the instruction code on

Serial Data Input (DI). Chip Select ( S ) must be driven Low for

the entire duration of the sequence. The instruction sequence

is shown in Figure 22.

Chip Select ( S ) must be driven High after the eighth bit of the

instruction code has been latched in, otherwise the Deep

Power-down (DP) instruction is not executed. As soon as

Chip Select ( S ) is driven High, it requires a delay of tDP

before the supply current is reduced to ICC2 and the Deep

Power-down mode is entered.

Any Deep Power-down (DP) instruction, while an Erase,

Program or Write Status Register cycle is in progress, is

rejected without having any effects on the cycle that is in

progress.

Figure 22. Deep Power-down (DP) Instruction Sequence

1 2 3 45 6 7

Instruction (B9h)

Stand-by Mode

Deep Power-down Mode

A25GFO080QL Folha de dados(PDF) 33 Page - AMIC Technology

A25GFO080QL Folha de dados(HTML) 33 Page - AMIC Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58

Folha de dados Download

Ligação URL