UCD3138RMHT datasheet(31/78 Pages) TI1

31 / 78 page

UCD3138

www.ti.com

SLUSAP2F – MARCH 2012 – REVISED NOVEMBER 2013

The Sample Trigger signals are used to trigger the Front End to sample input signals. The Blanking

signals are used to blank fault measurements during noisy events, such as FET turn on and turn off.

Additional DPWM modes are described below.

4.4.1.4

High Resolution DPWM

Unlike conventional PWM controllers where the frequency of the clock dictates the maximum resolution of

PWM edges, the UCD3138 DPWM can generate waveforms with resolutions as small as 250 ps. This is

16 times the resolution of the clock driving the DPWM module.

This is achieved by providing the DPWM mechanism with 16 phase shifted clock signals of 250 MHz

each. The high resolution section of DPWM can be enabled or disabled, also the resolution can be defined

in several steps between 4ns to 250ps. This is done by setting the values of PWM_HR_MULTI_OUT_EN ,

HIRES_SCALE and ALL_PHASE_CLK_ENA inside the DPWM Control Register 1. See the Power

Peripherals programmer’s manual for details.

4.4.1.5

Over Sampling

The DPWM module has the capability to trigger an over sampling event by initiating the EADC to sample

the error voltage. The default “00” configuration has the DPWM trigger the EADC once based on the

sample trigger register value. The over sampling register has the ability to trigger the sampling 2, 4 or 8

times per PWM period. Thus the time the over sample happens is at the divide by 2, 4, or 8 time set in the

sampling register. The “01” setting triggers 2X over sampling, the “10” setting triggers 4X over sampling,

and the “11” triggers over sampling at 8X.

4.4.1.6

DPWM Interrupt Generation

The DPWM has the capability to generate a CPU interrupt based on the PWM frequency programmed in

the period register. The interrupt can be scaled by a divider ratio of up to 255 for developing a slower

interrupt service execution loop. This interrupt can be fed to the ADC circuitry for providing an ADC12

trigger for sequence synchronization. Table 4-2 outlines the divide ratios that can be programmed.

4.4.1.7

DPWM Interrupt Scaling/Range

Table 4-2. DPWM Interrupt Divide Ratio

Switching Period

Interrupt Divide Interrupt Divide

Interrupt Divide

Number of 32 MHz

Frames (assume 1MHz

Setting

Count

Count (hex)

Processor Cycles

loop)

128

256

512

1024

1536

2048

2560

3072

127

128

4096

159

160

5120

191

192

6144

223

224

7168

255

256

8192

Functional Overview

Submit Documentation Feedback

Product Folder Links: UCD3138

UCD3138RMHT Folha de dados(PDF) 31 Page - Texas Instruments

UCD3138RMHT Folha de dados(HTML) 31 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78

Folha de dados Download

Ligação URL