Os motores de busca de Datasheet de Componentes eletrônicos
  Portuguese  ▼
ALLDATASHEETPT.COM

X  

AT89C5131-RDTIL Folha de dados(PDF) 135 Page - ATMEL Corporation

Nome de Peças AT89C5131-RDTIL
Descrição Electrónicos  8-bit Flash Microcontroller with Full Speed USB Device
PDF  176 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrônico  ATMEL [ATMEL Corporation]
Página de início  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

AT89C5131-RDTIL Folha de dados(HTML) 135 Page - ATMEL Corporation

Back Button AT89C5131-RDTIL Datasheet HTML 131Page - ATMEL Corporation AT89C5131-RDTIL Datasheet HTML 132Page - ATMEL Corporation AT89C5131-RDTIL Datasheet HTML 133Page - ATMEL Corporation AT89C5131-RDTIL Datasheet HTML 134Page - ATMEL Corporation AT89C5131-RDTIL Datasheet HTML 135Page - ATMEL Corporation AT89C5131-RDTIL Datasheet HTML 136Page - ATMEL Corporation AT89C5131-RDTIL Datasheet HTML 137Page - ATMEL Corporation AT89C5131-RDTIL Datasheet HTML 138Page - ATMEL Corporation AT89C5131-RDTIL Datasheet HTML 139Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 135 / 176 page
background image
135
AT89C5131
4136B–USB–09/03
Table 91. USBINT Register
USBINT (S:BDh)
USB Global Interrupt Register
Reset Value = 00h
765
43210
-
-
WUPCPU
EORINT
SOFINT
-
-
SPINT
Bit Number
Bit
Mnemonic Description
7-6
-
Reserved
The value read from these bits is always 0. Do not set these bits.
5
WUPCPU
Wake Up CPU Interrupt
This bit is set by hardware when the USB controller is in SUSPEND state and is
re-activated by a non-idle signal FROM USB line (not by an upstream resume).
This triggers a USB interrupt when EWUPCPU is set in Figure 92 on page 136.
When receiving this interrupt, user has to enable all USB clock inputs.
This bit will be cleared by software (USB clocks must be enabled before).
4EORINT
End Of Reset Interrupt
This bit is set by hardware when a End Of Reset has been detected by the USB
controller. This triggers a USB interrupt when EEORINT is set in the Figure 92
(see Figure 92 on page 136).
This bit will be cleared by software.
3SOFINT
Start of Frame Interrupt
This bit is set by hardware when an USB Start of Frame PID (SOF) has been
detected. This triggers a USB interrupt when ESOFINT is set in the Figure 92
(see Figure 92 on page 136).
This bit will be cleared by software.
2-
Reserved
The value read from this bit is always 0. Do not set this bit.
1-
Reserved
The value read from this bit is always 0. Do not set this bit.
0SPINT
Suspend Interrupt
This bit is set by hardware when a USB Suspend (Idle bus for three frame
periods: a J state for 3 ms) is detected. This triggers a USB interrupt when
ESPINT is set in see Figure 92 on page 136.
This bit will be cleared by software BEFORE any other USB operation to re-
activate the macro.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Folha de dados Download

Go To PDF Page


Ligação URL



ALLDATASHEET é útil para você?  [ DONATE ] 

Sobre Alldatasheet   |   Publicidade   |   Contato conosco   |   Privacy Policy   |   Link para a ficha técnica    |   roca de Link   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com