AT89C5131-RDTIL datasheet(103/176 Pages) ATMEL

103 / 176 page

103

AT89C5131

4136B–USB–09/03

If the AA bit is reset during a transfer, SSLC will transmit the last byte of the transfer and

enter state C0h or C8h. SSLC is switched to the not addressed slave mode and will

ignore the master receiver if it continues the transfer. Thus the master receiver receives

all 1’s as serial data. While AA is reset, SSLC does not respond to its own slave

address. However, the TWI bus is still monitored and address recognition may be

resume at any time by setting AA. This means that the AA bit may be used to tempo-

rarily isolate SSLC from the TWI bus.

Miscellaneous States

There are two SSCS codes that do not correspond to a define SSLC hardware state

(see Table 86). These codes are discuss hereafter.

Status F8h indicates that no relevant information is available because the serial interrupt

flag is not set yet. This occurs between other states and when SSLC is not involved in a

serial transfer.

Status 00h indicates that a bus error has occurred during an SSLC serial transfer. A bus

error is caused when a START or a STOP condition occurs at an illegal position in the

format frame. Examples of such illegal positions happen during the serial transfer of an

address byte, a data byte, or an acknowledge bit. When a bus error occurs, SI is set. To

recover from a bus error, the STO flag must be set and SI must be cleared. This causes

SSLC to enter the not addressed slave mode and to clear the STO flag (no other bits in

SSCON are affected). The SDA and SCL lines are released and no STOP condition is

transmitted.

Notes

SSLC interfaces to the external TWI bus via two port pins: SCL (serial clock line) and

SDA (serial data line). To avoid low level asserting on these lines when SSLC is

enabled, the output latches of SDA and SLC must be set to logic 1.

Bit Frequency (kHz)

CR2

CR1

CR0

FOSCA= 12 MHz

FOSCA = 16 MHz

FOSCA divided by

62.5

256

53.5

71.5

224

62.5

192

100

160

12.5

16.5

960

100

120

0.5 < . < 62.5

0.67 < . < 83

96 · (256 - reload

value Timer 1)

(reload value range:

0-254 in mode 2)

AT89C5131-RDTIL Folha de dados(PDF) 103 Page - ATMEL Corporation

AT89C5131-RDTIL Folha de dados(HTML) 103 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Folha de dados Download

Ligação URL