Os motores de busca de Datasheet de Componentes eletrônicos
  Portuguese  ▼
ALLDATASHEETPT.COM

X  

ACT8941A Folha de dados(PDF) 13 Page - Active-Semi, Inc

Nome de Peças ACT8941A
Descrição Electrónicos  Advanced PMU for Rockchip RK2906/RK2918 Processor
PDF  42 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrônico  ACTIVE-SEMI [Active-Semi, Inc]
Página de início  http://www.active-semi.com
Logo ACTIVE-SEMI - Active-Semi, Inc

ACT8941A Folha de dados(HTML) 13 Page - Active-Semi, Inc

Back Button ACT8941A Datasheet HTML 9Page - Active-Semi, Inc ACT8941A Datasheet HTML 10Page - Active-Semi, Inc ACT8941A Datasheet HTML 11Page - Active-Semi, Inc ACT8941A Datasheet HTML 12Page - Active-Semi, Inc ACT8941A Datasheet HTML 13Page - Active-Semi, Inc ACT8941A Datasheet HTML 14Page - Active-Semi, Inc ACT8941A Datasheet HTML 15Page - Active-Semi, Inc ACT8941A Datasheet HTML 16Page - Active-Semi, Inc ACT8941A Datasheet HTML 17Page - Active-Semi, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 42 page
background image
ACT8941A
Rev 0, 12-Mar-13
- 13 -
www.active-semi.com
ActivePMU
TM and ActivePathTM are trademarks of Active-Semi.
I2CTM is a trademark of NXP.
Copyright © 2013 Active-Semi, Inc.
Innovative PowerTM
Active-Semi Proprietary―For Authorized Recipients and Customers
REGISTER AND BIT DESCRIPTIONS CONT’D
: Valid only when CHGIN UVLO Threshold<VCHGIN<CHGIN OVP Threshold.
OUTPUT ADDRESS BIT
NAME
ACCESS
DESCRIPTION
REG6
0x61
[0]
OK
R
Regulator Power-OK Status. Value is 1 when output voltage
exceeds the power-OK threshold, value is 0 otherwise.
REG7
0x64
[7:6]
-
R
Reserved.
REG7
0x64
[5:0]
VSET
R/W
Output Voltage Selection. See the Output Voltage
Programming
section for more information.
REG7
0x65
[7]
ON
R/W
Regulator Enable Bit. Set bit to 1 to enable the regulator, clear
bit to 0 to disable the regulator.
REG7
0x65
[6]
DIS
R/W
Output Discharge Control. When activated, LDO output is
discharged to GA through 1.5kΩ resistor when in shutdown.
Set bit to 1 to enable output voltage discharge in shutdown,
clear bit to 0 to disable this function.
REG7
0x65
[5]
LOWIQ
R/W
LDO Low-IQ Mode Control. Set bit to 1 for low-power
operating mode, clear bit to 0 for normal mode.
REG7
0x65
[4:2]
DELAY
R/W
Regulator Turn-On Delay Control. See the REG4, REG5,
REG6, REG7 Turn-on Delay
section for more information.
REG7
0x65
[1]
nFLTMSK
R/W
Regulator Fault Mask Control. Set bit to 1 enable fault-
interrupts, clear bit to 0 to disable fault-interrupts.
REG7
0x65
[0]
OK
R
Regulator Power-OK Status. Value is 1 when output voltage
exceeds the power-OK threshold, value is 0 otherwise.
APCH
0x70
[7:0]
-
R/W
Reserved.
APCH
0x71
[7]
SUSCHG
R/W
Charge Suspend Control Input. Set bit to 1 to suspend
charging, clear bit to 0 to allow charging to resume.
APCH
0x71
[6]
-
R/W
Reserved.
APCH
0x71
[5:4]
TOTTIMO
R/W
Total Charge Time-out Selection. See the Charge Safety
Timers
section for more information.
APCH
0x71
[3:2]
PRETIMO
R/W
Precondition Charge Time-out Selection. See the Charge
Safety Timers
section for more information.
APCH
0x71
[1:0]
OVPSET
R/W
Input Over-Voltage Protection Threshold Selection. See the
Input Over-Voltage Protection
section for more information.
APCH
0x78
[7]
TIMRSTAT1
R/W
Charge Time-out Interrupt Status. Set this bit with
TIMRPRE[ ] and/or TIMRTOT[ ] to 1 to generate an interrupt
when charge safety timers expire, read this bit to get charge
time-out interrupt status. See the Charge Safety Timers
section for more information.
APCH
0x78
[6]
TEMPSTAT1
R/W
Battery Temperature Interrupt Status. Set this bit with
TEMPIN[ ] and/or TEMPOUT[ ] to 1 to generate an interrupt
when a battery temperature event occurs, read this bit to get
the battery temperature interrupt status. See the Battery
Temperature Monitoring
section for more information.
APCH
0x78
[5]
INSTAT
R/W
Input Voltage Interrupt Status. Set this bit with INCON[ ] and/or
INDIS[ ] to generate an interrupt when UVLO or OVP condition
occurs, read this bit to get the input voltage interrupt status.
See the Charge Current Programming section for more
information.
APCH
0x78
[4]
CHGSTAT1
R/W
Charge State Interrupt Status. Set this bit with
CHGEOCIN[ ] and/or CHGEOCOUT[ ] to 1 to generate an
interrupt when the state machine gets in or out of EOC state,
read this bit to get the charger state interrupt status. See the
State Machine Interrupts
section for more information.
APCH
0x78
[3]
TIMRDAT1
R
Charge Timer Status. Value is 1 when precondition time-out or
total charge time-out occurs. Value is 0 in other case.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42


Folha de dados Download

Go To PDF Page


Ligação URL



ALLDATASHEET é útil para você?  [ DONATE ] 

Sobre Alldatasheet   |   Publicidade   |   Contato conosco   |   Privacy Policy   |   Link para a ficha técnica    |   roca de Link   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com