| Os motores de busca de Datasheet de Componentes eletrônicos |
|
PM0044 Folha de dados(PDF) 24 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
PM0044 Folha de dados(HTML) 24 Page - STMicroelectronics |
|
24 / 162 page ![]() Pipelined execution PM0044 24/162 Doc ID 13590 Rev 3 5.4.1 Optimized pipeline example – execution from Flash Program memory In the example shown in Table 6, the code is stored in the Flash Program memory (32-bit bus). As a result, 3 cycles are needed to fill the 96-bit prefetch buffer. At each cycle, one word is loaded and stored in F1, F2 and F3. The next fetch operation can start only when all the instructions contained in one of the Fx word are decoded. In fact, at cycle 9, the last instruction contained in F3 (SWAP A) is decoded, and a fetch operation can start to fill F3 word. Table 4. Example with conventional number of cycles Address Instruction Decode cycles Execute cycles lgth Time (cycle) 1 234567 8 9 10 11 12 13 14 0xC000 LDW X, [$50.w] 4 3 3 F1 D E E E E 0xC003 ADDW X, #20 3 3 3 F2 D D D D E E E 0xC006 LD A, [$30].w 3 3 3 F3 D D D D E E E 0xC009 …. Table 5. Legend Symbol/Color Definition FFetch D Decode stalled DDecode EExecute |
|
Ligação URL |
| ALLDATASHEET é útil para você? [ DONATE ] |
Sobre Alldatasheet | Publicidade | Contato conosco | Privacy Policy | Link para a ficha técnica | roca de Link | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |