| Os motores de busca de Datasheet de Componentes eletrônicos |
|
WM8731SEDS/V Folha de dados(PDF) 5 Page - Wolfson Microelectronics plc |
|
|
|||||||||||||||||||||||||||||
WM8731SEDS/V Folha de dados(HTML) 5 Page - Wolfson Microelectronics plc |
|
5 / 65 page ![]() WM8731 / WM8731L Production Data w PD, Rev 4.9, October 2012 5 PIN DESCRIPTION 28 PIN SSOP 28 PIN QFN NAME TYPE DESCRIPTION 1 5 DBVDD Supply Digital Buffers VDD 2 6 CLKOUT Digital Output Buffered Clock Output 3 7 BCLK Digital Input/Output Digital Audio Bit Clock, Pull Down, (see Note 1) 4 8 DACDAT Digital Input DAC Digital Audio Data Input 5 9 DACLRC Digital Input/Output DAC Sample Rate Left/Right Clock, Pull Down (see Note 1) 6 10 ADCDAT Digital Output ADC Digital Audio Data Output 7 11 ADCLRC Digital Input/Output ADC Sample Rate Left/Right Clock, Pull Down (see Note 1) 8 12 HPVDD Supply Headphone VDD 9 13 LHPOUT Analogue Output Left Channel Headphone Output 10 14 RHPOUT Analogue Output Right Channel Headphone Output 11 15 HPGND Ground Headphone GND 12 16 LOUT Analogue Output Left Channel Line Output 13 17 ROUT Analogue Output Right Channel Line Output 14 18 AVDD Supply Analogue VDD 15 19 AGND Ground Analogue GND 16 20 VMID Analogue Output Mid-rail reference decoupling point 17 21 MICBIAS Analogue Output Electret Microphone Bias 18 22 MICIN Analogue Input Microphone Input (AC coupled) 19 23 RLINEIN Analogue Input Right Channel Line Input (AC coupled) 20 24 LLINEIN Analogue Input Left Channel Line Input (AC coupled) 21 25 MODE Digital Input Control Interface Selection, Pull Up (see Note 1) 22 26 CSB Digital Input 3-Wire MPU Chip Select/ 2-Wire MPU interface address selection, active low, Pull up (see Note 1) 23 27 SDIN Digital Input/Output 3-Wire MPU Data Input / 2-Wire MPU Data Input 24 28 SCLK Digital Input 3-Wire MPU Clock Input / 2-Wire MPU Clock Input 25 1 XTI/MCLK Digital Input Crystal Input or Master Clock Input (MCLK) 26 2 XTO Digital Output Crystal Output 27 3 DCVDD Supply Digital Core VDD 28 4 DGND Ground Digital GND Note: 1. Pull Up/Down only present when Control Register Interface ACTIVE=0 to conserve power. 2. It is recommended that the QFN ground paddle is connected to analogue ground on the application PCB. |
|
Ligação URL |
| ALLDATASHEET é útil para você? [ DONATE ] |
Sobre Alldatasheet | Publicidade | Contato conosco | Privacy Policy | Link para a ficha técnica | roca de Link | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |