Os motores de busca de Datasheet de Componentes eletrônicos
  Portuguese  ▼
ALLDATASHEETPT.COM

X  

Preview PDF HTML

dsPIC30F2011 Folha de dados(PDF) 93 Page - Microchip Technology

Nome de Peças dsPIC30F2011
Descrição Electrónicos  High-Performance, 16-bit Digital Signal Controllers
PDF  206 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrônico  MICROCHIP [Microchip Technology]
Página de início  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

dsPIC30F2011 Folha de dados(HTML) 93 Page - Microchip Technology

Back Button dsPIC30F2011 Datasheet HTML 89Page - Microchip Technology dsPIC30F2011 Datasheet HTML 90Page - Microchip Technology dsPIC30F2011 Datasheet HTML 91Page - Microchip Technology dsPIC30F2011 Datasheet HTML 92Page - Microchip Technology dsPIC30F2011 Datasheet HTML 93Page - Microchip Technology dsPIC30F2011 Datasheet HTML 94Page - Microchip Technology dsPIC30F2011 Datasheet HTML 95Page - Microchip Technology dsPIC30F2011 Datasheet HTML 96Page - Microchip Technology dsPIC30F2011 Datasheet HTML 97Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 93 / 206 page
background image
© 2008 Microchip Technology Inc.
DS70139F-page 93
dsPIC30F2011/2012/3012/3013
FIGURE 13-2:
SPI MASTER/SLAVE CONNECTION
13.3
Slave Select Synchronization
The SS1 pin allows a Synchronous Slave mode. The
SPI must be configured in SPI Slave mode with SS1
pin control enabled (SSEN = 1). When the SS1 pin is
low, transmission and reception are enabled and the
SDOx pin is driven. When SS1 pin goes high, the
SDOx pin is no longer driven. Also, the SPI module is
resynchronized, and all counters/control circuitry are
reset. Therefore, when the SS1 pin is asserted low
again, transmission/reception will begin at the MSb
even if SS1 had been de-asserted in the middle of a
transmit/receive.
13.4
SPI Operation During CPU Sleep
Mode
During Sleep mode, the SPI module is shut down. If the
CPU enters Sleep mode while an SPI transaction is in
progress, then the transmission and reception is
aborted.
The transmitter and receiver will stop in Sleep mode.
However, register contents are not affected by entering
or exiting Sleep mode.
13.5
SPI Operation During CPU Idle
Mode
When the device enters Idle mode, all clock sources
remain functional. The SPISIDL bit (SPI1STAT<13>)
selects if the SPI module will stop or continue on idle. If
SPISIDL = 0, the module will continue to operate when
the CPU enters Idle mode. If SPISIDL = 1, the module
will stop when the CPU enters Idle mode.
Serial Input Buffer
(SPI1BUF)
Shift Register
(SPI1SR)
MSb
LSb
SDO1
SDI1
PROCESSOR 1
SCK1
SPI Master
Serial Input Buffer
(SPI1BUF)
Shift Register
(SPI1SR)
LSb
MSb
SDI1
SDO1
PROCESSOR 2
SCK1
SPI Slave
Serial Clock



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Folha de dados Download

Go To PDF Page


Ligação URL



ALLDATASHEET é útil para você?  [ DONATE ] 

Sobre Alldatasheet   |   Publicidade   |   Contato conosco   |   Privacy Policy   |   Link para a ficha técnica    |   roca de Link   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com