Os motores de busca de Datasheet de Componentes eletrônicos
  Portuguese  ▼
ALLDATASHEETPT.COM

X  

AT697F Folha de dados(PDF) 87 Page - ATMEL Corporation

Nome de Peças AT697F
Descrição Electrónicos  Rad-Hard 32 bit SPARC V8 Processor
PDF  155 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrônico  ATMEL [ATMEL Corporation]
Página de início  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

AT697F Folha de dados(HTML) 87 Page - ATMEL Corporation

Back Button AT697F Datasheet HTML 83Page - ATMEL Corporation AT697F Datasheet HTML 84Page - ATMEL Corporation AT697F Datasheet HTML 85Page - ATMEL Corporation AT697F Datasheet HTML 86Page - ATMEL Corporation AT697F Datasheet HTML 87Page - ATMEL Corporation AT697F Datasheet HTML 88Page - ATMEL Corporation AT697F Datasheet HTML 89Page - ATMEL Corporation AT697F Datasheet HTML 90Page - ATMEL Corporation AT697F Datasheet HTML 91Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 87 / 155 page
background image
AT697F ADVANCE INFORMATION
87
7703C–AERO–6/09
12..9
rambs[3:0]
SRAM bank size.
Defines the size of each ram bank
“0000” = 8 Kbyte,
“0001” = 16 Kbyte,
...
“1111” = 256 Mbyte.
7
rambrdy
RAM area bus ready enable.
For RAM Bank 4 (RAMSN[4]). If set to one, a RAM access will be extended until BRDY* is asserted (driven
low).
6
rmw
Read-modify-write.
if set, Enable read-modify-write cycles on sub-word writes to 32-bit areas with common write strobe (no byte
write strobe).
5..4
ramwdh[1:0]
SRAM bus width.
Defines the data with of the SRAMarea:
“00” = 8 bits,
“1X” = 32 bits.
3..2
ramwws[1:0]
SRAM write waitstates.
Defines the number of waitstates during SRAM write cycles:
“00” = 0 waitstate,
“01” = 1 waitstates,
“10” = 2 waitstates,
“11” = 3 waitstates.
1..0
ramrws[1:0]
SRAM read waitstates.
Defines the number of waitstates during SRAM read cycles:
“00” = 0 waitstate,
“01” = 1 waitstates,
“10” = 2 waitstates,
“11” = 3 waitstates.
Table 47. Memory Configuration Register 3 - MCFG3
Address = 0x80000008
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
16
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
reserved
srcrv[14:0]
wb
rb
re
pe
tcb[6:0]
r
r/w
r/w r/w r/w r/w
r/w
11101
xxx xxxx xxxx xxxx
0
0
x
x
xxxx xxxx
Bit Number
Mnemonic
Description
26..12
srcrv[14:0]
SDRAM refresh counter reload value.
11
wb
EDAC diagnostic write bypass
10
rb
EDAC diagnostic read bypass
9
re
RAM EDAC enable.
Enable EDAC checking of the RAM area
8
pe
PROM EDAC enable.
Enable EDAC checking of the PROM area. At reset, this bit is initialised with the value of PIO[2]
7..0
tcb[6:0]
Test checkbits.
This field replaces the normal checkbits during store cycles when WB is set. TCB is also loaded with the
memory checkbits during load cycles when RB is set.
Bit Number
Mnemonic
Description



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Folha de dados Download

Go To PDF Page


Ligação URL



ALLDATASHEET é útil para você?  [ DONATE ] 

Sobre Alldatasheet   |   Publicidade   |   Contato conosco   |   Privacy Policy   |   Link para a ficha técnica    |   roca de Link   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com