Os motores de busca de Datasheet de Componentes eletrônicos
  Portuguese  ▼
ALLDATASHEETPT.COM

X  

Preview PDF HTML

ST72411R Folha de dados(PDF) 32 Page - STMicroelectronics

Nome de Peças ST72411R
Descrição Electrónicos  8-BIT MCU WITH SMARTCARD INTERFACE, LCD DRIVER, 8-BIT TIMER, SAFE RESET AND SUPPLY MONITORING
PDF  71 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrônico  STMICROELECTRONICS [STMicroelectronics]
Página de início  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST72411R Folha de dados(HTML) 32 Page - STMicroelectronics

Back Button ST72411R Datasheet HTML 28Page - STMicroelectronics ST72411R Datasheet HTML 29Page - STMicroelectronics ST72411R Datasheet HTML 30Page - STMicroelectronics ST72411R Datasheet HTML 31Page - STMicroelectronics ST72411R Datasheet HTML 32Page - STMicroelectronics ST72411R Datasheet HTML 33Page - STMicroelectronics ST72411R Datasheet HTML 34Page - STMicroelectronics ST72411R Datasheet HTML 35Page - STMicroelectronics ST72411R Datasheet HTML 36Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 32 / 71 page
background image
ST72411R
32/71
5.2 MISCELLANEOUS REGISTER
The miscellaneous register allows control over
several features such as the external interrupts or
the I/O alternate functions.
5.2.1 I/O Port Interrupt Sensitivity Description
The external interrupt sensitivity is controlled by
the IPB and IS[1:0] bits of the Miscellaneous regis-
ter (Figure 23). Up to 2 fully independent external
interrupt source sensitivities are allowed.
Each external interrupt source can be triggered by
four different events on the pin:
s
Falling edge
s
Rising edge
s
Falling and rising edge
s
Falling edge and low level
To guarantee the functionality, a modification of
the sensitivity in the MISC register can be done
only when the I bit of the CC register is set to 1 (in-
terrupt masked). See I/O port register and Miscel-
laneous register descriptions for more details on
programming.
Caution: Take care when changing the value of
the IPB bit as, in some cases, an interrupt will be
generated by the edge resulting from the change.
5.2.2 Slow mode and VDD Supply Monitoring
The MISCR register manages SLOW mode selec-
tion and the LVDS VDD monitoring interrupt. Refer
to the register description.
Figure 23. External Interrupt Sources vs MISCR
EI1
INTERRUPT
SOURCE
EI0
INTERRUPT
SOURCE
IS0
IS1
MISCR
SENSITIVIT Y
CONTROL
PB6
IPB
PB0
SOURCES
PA7
PA0
SOURCES



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71


Folha de dados Download

Go To PDF Page


Ligação URL



ALLDATASHEET é útil para você?  [ DONATE ] 

Sobre Alldatasheet   |   Publicidade   |   Contato conosco   |   Privacy Policy   |   Link para a ficha técnica    |   roca de Link   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com