AS1545 datasheet(9/34 Pages) AMSCO

9 / 34 page

www.austriamicrosystems.com

Revision 1.00

9 - 34

AS1545

Data Sheet - E l e c t r i c a l C h a r a c t e r i s t i c s

Timing Characteristics

AVDD = DVDD = 2.7V to 5.25V, VDRIVE = 2.7V to AVDD/DVDD, internal/external reference = 2.5V, TA = -40 to +85°C

(unless otherwise specified).

Figure 3. Timing Diagram

Table 4. Timing Characteristics

1. Based on simulation and characterised samples.

Parameter

Symbol

Conditions

Min

Typ

Max

Units

Master Clock Frequency

fSCLK

120

MHz

Conversion Time

tCONVERT

tSCLK = 1/fSCLK

15 x

tSCLK

fSCLK = 20 MHz

750

Quiet Time

tQUIET

Minimum time between end of serial

read and next falling edge of CSN

CSN Fall to SCLK Fall Setup

Time

tCSS

VIL of CSN to VIL of SCLK

CSN Fall to DOUT Enable

tCSDOE

VIL of CSN to Corner of DOUT

SCLK Fall to DOUT Valid

2. VIL of SCLK to VOH of DOUT (rising edge) / VOL of DOUT (falling edge)

tDOV

VDD = 2.7V

VDD = 5.25V

SCLK Fall to DOUT Hold

3. VIL of SCLK to VOL of DOUT (rising edge) / VOH of DOUT (falling edge)

tDOH

VDD = 2.7V

VDD = 5.25V

SCLK Low Pulse Width

tCL

VIL to VIL of SCLK

0.4

tSCLK

0.6

tSCLK

SCLK High Pulse Width

tCH

VIH to VIH of SCLK

0.4

tSCLK

0.6

tSCLK

CSN Rise to DOUT Disable

tCSDOD

VIH of CSN to corner of DOUT to Tristate

CSN Minimum Pulse Width

tCSPW

VIH to VIH of CSN

SCLK Fall to DOUT Disable

tDOD

VIH of SCLK to corner of DOUT to

Tristate

550

tCH

0DB11

DB10

DB9

DB2

DB1

DB0

THREE-STATE

3 LEADING ZEROES

THREE-

STATE

DOUTA

DOUTB

SCLK

CSN

tCSS

tCL

tCSDOD

tQUIET

tDOH

tDOV

tCSDOE

tCSPW

AS1545 Folha de dados(PDF) 9 Page - ams AG

AS1545 Folha de dados(HTML) 9 Page - ams AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34

Folha de dados Download

Ligação URL