CY8CKIT-059 datasheet(116/140 Pages) INFINEON

116 / 140 page

Document Number: 001-84932 Rev. *N

Page 115 of 139

PSoC® 5LP: CY8C58LP Family

Datasheet

11.6.8 Universal Digital Blocks (UDBs)

PSoC Creator provides a library of pre-built and tested standard digital peripherals (UART, SPI, LIN, PRS, CRC, timer, counter, PWM,

AND, OR, and so on) that are mapped to the UDB array. See the component datasheets in PSoC Creator for full AC/DC specifications,

APIs, and example code.

Figure 11-76. Clock to Output Performance

Table 11-60. UDB AC Specifications[79]

Parameter

Description

Conditions

Min

Typ

Max

Units

Datapath Performance

FMAX_TIMER Maximum frequency of 16-bit timer in

a UDB pair

–

67.01

MHz

FMAX_ADDER Maximum frequency of 16-bit adder in

a UDB pair

–

67.01

MHz

FMAX_CRC

Maximum frequency of 16-bit

CRC/PRS in a UDB pair

–

67.01

MHz

PLD Performance

FMAX_PLD

Maximum frequency of a two-pass

PLD function in a UDB pair

–

67.01

MHz

Clock to Output Performance

tCLK_OUT

Propagation delay for clock in to data

out, see Figure 11-76.

25 °C, VDDD ≥ 2.7 V

–

tCLK_OUT

Propagation delay for clock in to data

out, see Figure 11-76.

Worst-case placement, routing,

and pin selection

–

Note

79. Based on device characterization (Not production tested).

CY8CKIT-059 Folha de dados(PDF) 116 Page - Infineon Technologies AG

CY8CKIT-059 Folha de dados(HTML) 116 Page - Infineon Technologies AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Folha de dados Download

Ligação URL