| Os motores de busca de Datasheet de Componentes eletrônicos |
|
UCD3138RMHR Folha de dados(PDF) 16 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
UCD3138RMHR Folha de dados(HTML) 16 Page - Texas Instruments |
|
16 / 99 page ![]() 8.5 Electrical Characteristics (continued) V33A = V33D = V33DIO = 3.3 V; 1 μF from BP18 to DGND, TJ = –40°C to 125°C (unless otherwise noted) PARAMETER TEST CONDITION MIN TYP MAX UNIT ADC12 INL integral nonlinearity(1) ADC_SAMPLINGSEL = 6 for all ADC12 data, 25 °C to 125 °C ±2.5 LSB ADC12 DNL differential nonlinearity(1) –0.7/+2.5 LSB ADC Zero Scale Error –7 7 mV ADC Full Scale Error –35 35 mV Input bias 2.5 V applied to pin 400 nA Input leakage resistance(1) ADC_SAMPLINGSEL= 6 or 0 1 MΩ Input Capacitance(1) 10 pF ADC single sample conversion time(1) ADC_SAMPLINGSEL= 6 or 0 3.9 μs DIGITAL INPUTS/OUTPUTS(2) (3) VOL Low-level output voltage(4) IOH = 4 mA, V33DIO = 3 V DGND + 0.25 V VOH High-level output voltage (4) IOH = –4 mA, V33DIO = 3 V V33DIO – 0.6 V VIH High-level input voltage V33DIO = 3 V 2.1 V VIL Low-level input voltage V33DIO = 3 V 1.1 V IOH Output sinking current 4 mA IOL Output sourcing current –4 mA SYSTEM PERFORMANCE TWD Watchdog time out range Total time is: TWD × (WDCTRL.PERIOD + 1) 14.6 17 20.5 ms Time to disable DPWM output based on active FAULT pin signal High level on FAULT pin 70 ns Processor master clock (MCLK) 31.25 MHz tDelay Digital compensator delay(5) (1 clock = 32 ns) 6 clocks t(reset) Pulse width needed at reset(1) 10 µs Retention period of flash content (data retention and program) TJ = 25°C 100 years Program time to erase one page or block in data flash or program flash 20 ms Program time to write one word in data flash or program flash 20 µs f(PCLK) Internal oscillator frequency 240 250 260 MHz Sync-in/sync-out pulse width Sync pin 256 ns Flash Read 1 MCLKs Flash Write 20 μs ISHARE Current share current source (See Figure 9-16) 238 259 μA RSHARE Current share resistor (See Figure 9-16) 9.75 10.3 kΩ POWER ON RESET AND BROWN OUT (V33D pin, See Figure 8-3) VGH Voltage good high 2.7 V VGL Voltage good low 2.5 V Vres Voltage at which IReset signal is valid 0.8 V TPOR Time delay after power is good or RESET* relinquished 1 ms Brownout Internal signal warning of brownout conditions 2.9 V TEMPERATURE SENSOR(6) UCD3138 SLUSAP2J – MARCH 2012 – REVISED NOVEMBER 2021 www.ti.com 16 Submit Document Feedback Copyright © 2021 Texas Instruments Incorporated Product Folder Links: UCD3138 |
|
Ligação URL |
| ALLDATASHEET é útil para você? [ DONATE ] |
Sobre Alldatasheet | Publicidade | Contato conosco | Privacy Policy | Link para a ficha técnica | roca de Link | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |