 |
Os motores de busca de Datasheet de Componentes eletrônicos |
|
|
Os motores de busca de Datasheet de Componentes eletrônicos |
|
SPC570S40E1CXXXR Folha de dados(PDF) 1 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
SPC570S40E1CXXXR Folha de dados(HTML) 1 Page - STMicroelectronics |
|
|
1 / 75 page  This is information on a product in full production. January 2018 DocID024492 Rev 7 1/75 SPC570S40E1, SPC570S40E3, SPC570S50E1, SPC570S50E3 32-bit Power Architecture® microcontroller for automotive ASILD applications Datasheet - production data Features • AEC-Q100 qualified • High performance e200z0h dual core – 32-bit Power Architecture technology CPU – Core frequency as high as 80 MHz – Single issue 4-stage pipeline in-order execution core – Variable Length Encoding (VLE) • Up to 544 KB (512 KB code + 32 KB data, suitable for EEPROM emulation) on-chip flash memory: supports read during program and erase operations, and multiple blocks allowing EEPROM emulation • Up to 48 KB on-chip general-purpose SRAM • Multi-channel direct memory access controller (eDMA paired in lockstep) with 16 channels • Comprehensive new generation ASILD safety concept – Safety of bus masters (core+INTC, DMA) by delayed lockstep approach – Safety of storage (Flash, SRAM) by mainly ECC – Safety of the data path to storage and periphery by mainly End-to-End EDC (E2E EDC) – Clock and power, generation and distribution, supervised by dedicated monitors – Fault Collection and Control Unit (FCCU) for collection and reaction to failure notifications – Memory Error Management Unit (MEMU) for collection and reporting of error events in memories – Boot time MBIST and LBIST for latent faults – Check of safety mechanisms availability and error reaction path functionality by dedicated mechanisms – Safety of the periphery by application-level measures supported by replicated peripheral bridges and by LBIST – Further measures on dedicated peripherals (e.g. ADC supervisor) – Junction temperature sensor – 8-region system memory protection unit (SMPU) with process ID support (tasks isolation) – Enhanced SW watchdog – Cyclic redundancy check (CRC) unit • Dual phase-locked loops with stable clock domain for peripherals and FM modulation domain for computational shell • Nexus Class 3 debug and trace interface • Communication interfaces – 2 LINFlexD modules, 3 deserial serial peripheral interface (DSPI) modules, and Up to 2 FlexCAN interfaces with 32 message buffers each • On-chip CAN/UART Bootstrap loader with Boot Assisted Flash (BAF). Physical Interface (PHY) can be – UART and CAN • 2 enhanced 12-bit SAR analog converters – 1.5 µs conversion time (12 MHz) – 16 physical channels (fully shared between the 2 SARADC units) – Supervisor ADC concept – Programmable Cross Triggering Unit (CTU) • Single 3.3 V or 5 V voltage supply • 4 general purpose eTimer units (6 channels each) • Junction temperature range -40 °C to 150 °C (165 °C grade optional) eTQFP64 (10 x 10 x 1.0 mm) eTQFP100 (14 x 14 x 1.0 mm) www.st.com |
Nº de peça semelhante - SPC570S40E1CXXXR |
|
Descrição semelhante - SPC570S40E1CXXXR |
|
|
Ligação URL |
| ALLDATASHEET é útil para você? [ DONATE ] |
Sobre Alldatasheet | Publicidade | Contato conosco | Privacy Policy | Link para a ficha técnica | roca de Link | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Portuguese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
