Os motores de busca de Datasheet de Componentes eletrônicos
  Portuguese  ▼
ALLDATASHEETPT.COM

X  

Preview PDF HTML

STM32WL33CB Folha de dados(PDF) 71 Page - STMicroelectronics

Nome de Peças STM32WL33CB
Descrição Electrónicos  Multiprotocol LPWAN 32-bit MCU Arm® Cortex®-M0 2(G)FSK, 4(G)FSK, ASK, D-BPSK, up to 256KB flash, 32KB SRAM
PDF  91 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrônico  STMICROELECTRONICS [STMicroelectronics]
Página de início  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32WL33CB Folha de dados(HTML) 71 Page - STMicroelectronics

Back Button STM32WL33CB Datasheet HTML 67Page - STMicroelectronics STM32WL33CB Datasheet HTML 68Page - STMicroelectronics STM32WL33CB Datasheet HTML 69Page - STMicroelectronics STM32WL33CB Datasheet HTML 70Page - STMicroelectronics STM32WL33CB Datasheet HTML 71Page - STMicroelectronics STM32WL33CB Datasheet HTML 72Page - STMicroelectronics STM32WL33CB Datasheet HTML 73Page - STMicroelectronics STM32WL33CB Datasheet HTML 74Page - STMicroelectronics STM32WL33CB Datasheet HTML 75Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 71 / 91 page
background image
6.3.21
SPI characteristics
The parameters given in Table 64 for SPI are derived from tests performed according to fPCLKx frequency and
supply voltage conditions summarized in Table 10. Operating range.
•
Output speed is set to OSPEEDRy[1:0] = 11
•
Capacitive load C = 30 pF
•
Measurement points are done at CMOS levels: 0.5 x VDD
Table 64. SPI characteristics
Symbol
Parameter(1)
Conditions
Min.
Typ.
Max.
Units
fSCK
SPI clock frequency
Master mode
-
-
32
MHz
Slave mode
32(1)
tsu(NSS)
NSS setup time
-
4 / fPCLK
-
-
-
th(NSS)
NSS hold time
-
2 / fPCLK
-
-
-
tw(SCKH)
tw(SCKL)
SCK high and low time
Master mode
1/ fPCLK -1.5
1/ fPCLK
1/ fPCLK + 1
-
tsu(MI)
Data input setup time
Master mode
1
-
-
ns
tsu(SI)
Data input setup time
Slave mode
1
-
-
th(MI)
Data input hold time
Master mode
3
-
-
th(SI)
Slave mode
1
-
-
ta(SO)
Data output access time
Slave mode
5
-
40
tdis(SO)
Data output disable time
5
-
38
tv(MO)
Data output valid time
Master mode
-
2
8
tv(SO)
Slave mode
-
12
39
th(MO)
Data output hold time
Master mode
2
-
-
th(SO)
Slave mode
4
-
-
1. Maximum frequency in Slave transmitter mode is determined by the sum of tv(SO) and tsu(MI), which has to fit into SCK low
or high phase preceding the SCK sampling edge. This value can be achieved .
Figure 16. SPI timing diagram - slave mode and CPHA = 0
STM32WL33xx
Electrical characteristics
DS14221 - Rev 5
page 71/91



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91


Folha de dados Download

Go To PDF Page


Ligação URL



ALLDATASHEET é útil para você?  [ DONATE ] 

Sobre Alldatasheet   |   Publicidade   |   Contato conosco   |   Privacy Policy   |   Link para a ficha técnica    |   roca de Link   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com