ST10F272M datasheet(27/175 Pages) STMICROELECTRONICS

27 / 175 page

ST10F272M

Internal Flash memory

27/176

Table 5 above refers to the configuration when bit ROMS1 of SYSCON register is set. Refer

to the device User Manual for more details on the memory mapping during Bootstrap mode.

In particular, when Bootstrap mode is entered:

●

Test-Flash is seen and available for code fetches (address 00’0000h)

●

User IFlash is only available for read and write accesses

●

Write accesses must be made with addresses starting in segment 1 from 01'0000h,

whatever ROMS1 bit in SYSCON value

●

Read accesses are made in segment 0 or in segment 1 depending of ROMS1 value.

In Bootstrap mode, by default ROMS1 = 0, so the first 32 Kbytes of IFlash are mapped in

segment 0.

Example:

In default configuration, to program address 0, the user must put the value 01'0000h in the

FARL and FARH registers but to verify the content of the address 0, a read to 00'0000h must

be performed.

The next Table 6 shows the Control Register interface composition: This set of registers can

be addressed by the CPU.

5.2.3

Low power mode

The Flash module is automatically switched off executing PWRDN instruction. The

consumption is drastically reduced, but exiting this state can require a long time (tPD).

Recovery time from Power-down mode for the Flash modules is anyway shorter than the

main oscillator start-up time. To avoid any problem in restarting to fetch code from the Flash,

it is important to size properly the external circuit on RPD pin.

Note:

PWRDN instruction must not be executed while a Flash program/erase operation is in

progress.

Table 6.

Control register interface

Name

Description

Addresses

Size

FCR1-0

Flash Control Registers 1-0

0x0008 0000 - 0x0008 0007

8 bytes

FDR1-0

Flash Data Registers 1-0

0x0008 0008 - 0x0008 000F

8 bytes

FAR

Flash Address Registers

0x0008 0010 - 0x0008 0013

4 bytes

FER

Flash Error Register

0x0008 0014 - 0x0008 0015

2 bytes

FNVWPIR

Flash Non-Volatile Protection I Register

0x0008 DFB0 - 0x0008 DFB1

2 bytes

FNVPIR-

Mirror

Mirror of Flash Non-Volatile Protection I

0x0008 DFB4 - 0x0008 DFB5

2 bytes

FNVAPR0

Flash Non-Volatile Access Protection

0x0008 DFB8 - 0x0008 DFB9

2 bytes

FNVAPR1

Flash Non-Volatile Access Protection

0x0008 DFBC - 0x0008 DFBF

4 bytes

XFVTAUR0

XBus Flash Volatile Temporary Access

Unprotection Register 0

0x0000 EB50 - 0x0000 EB51

2 bytes

ST10F272M Folha de dados(PDF) 27 Page - STMicroelectronics

ST10F272M Folha de dados(HTML) 27 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Folha de dados Download

Ligação URL