ADIN1111BCPZ-R7 datasheet(85/109 Pages) AD

85 / 109 page

Data Sheet

ADIN1111

REGISTERS

analog.com

Rev. A | 85 of 109

Table 155. Bit Descriptions for AN_STATUS (Continued)

Bits

Bit Name

Description

Reset

Access

AN_REMOTE_FAULT

Autonegotiation Remote Fault. Remote fault set in base page received from link partner.

0x0

R LH

AN_ABLE

Autonegotiation Ability. When this bit is read as 1, it indicates that the PHY is able to perform

autonegotiation.

0x1

AN_LINK_STATUS

Link Status. When read as 1, this bit indicates that a valid link is established. If this bit reads 0, it

means that the link has failed since the last time it was read.

0x0

R LL

[1:0]

RESERVED

Reserved.

0x0

BASE-T1 Autonegotiation Advertisement Register, Bits[15:0]

Device Address: 0x07; Register Address: 0x0202, Reset: 0x0001, Name: AN_ADV_ABILITY_L

This address corresponds to the BASE-T1 autonegotiation advertisement register, Bits[15:0] specified in Clause 45.2.7.21 of Standard 802.3.

Table 156. Bit Descriptions for AN_ADV_ABILITY_L

Bits

Bit Name

Description

Reset

Access

AN_ADV_NEXT_PAGE_REQ

Next Page Request. This bit indicates to the link partner that the PHY wants to send a

next page. See IEEE Standard 802.3 subclause 98.2.1.2.9.

0x0

R/W

AN_ADV_ACK

Acknowledge (ACK). This bit indicates that the device has received the link codeword

of its link partner. See IEEE Standard 802.3 Subclause 98.2.1.2.8.

0x0

AN_ADV_REMOTE_FAULT

Remote Fault. See IEEE Standard 802.3 Subclause 98.2.1.2.7.

0x0

R/W

AN_ADV_FORCE_MS

Force Leader/follower Configuration. This bit allows the PHY to force its leader/

follower configuration. When this bit is set as 0, the leader/follower configuration is

a preferred mode. (The configuration in AN_ADV_MST is a preferred configuration.)

If this bit is set to 1, the leader/follower configuration is a forced mode. (The

configuration in AN_ADV_MST is a forced configuration.) See IEEE Standard 802.3

Subclause 98.2.1.2.5 for more details.

0x0

R/W

[11:10]

AN_ADV_PAUSE

Pause Ability. This bit field advertises support for asymmetric and symmetric pause

functions on full duplex links. See IEEE Standard 802.3 Subclause 98.2.1.2.6 for

more details.

0x0

R/W

[9:5]

RESERVED

Reserved.

0x0

[4:0]

AN_ADV_SELECTOR

Selector. The value of this field is fixed at 5'b00001, which is the IEEE 802.3 selector

value. See IEEE Standard 802.3 Subclause 98.2.1.2.1.

0x1

BASE-T1 Autonegotiation Advertisement Register, Bits[31:16]

Device Address: 0x07; Register Address: 0x0203, Reset: 0x4000, Name: AN_ADV_ABILITY_M

This address corresponds to the BASE-T1 autonegotiation advertisement register, Bits[31:16], specified in Clause 45.2.7.21 of Standard 802.3.

Table 157. Bit Descriptions for AN_ADV_ABILITY_M

Bits

Bit Name

Description

Reset

Access

RESERVED

Reserved.

0x0

AN_ADV_B10L

10BASE-T1L Ability. This bit indicates that the device is compatible with 10BASE-T1L.

0x1

R/W

[13:5]

RESERVED

Reserved.

0x0

AN_ADV_MST

Leader/follower Configuration. This bit advertises the leader/follower configuration, as follows:

0: follower, 1: leader. See also the AN_ADV_FORCE_MS bit, which determines whether this

bit expresses a preference or a forced value. See IEEE Standard 802.3 Subclause 98.2.1.2.3

(leader/follower configuration is Bit 4 of the transmitted nonce field).

Pin Dependent

R/W

[3:0]

RESERVED

Reserved.

0x0

ADIN1111BCPZ-R7 Folha de dados(PDF) 85 Page - Analog Devices

ADIN1111BCPZ-R7 Folha de dados(HTML) 85 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Folha de dados Download

Ligação URL