Os motores de busca de Datasheet de Componentes eletrônicos
  Portuguese  ▼
ALLDATASHEETPT.COM

X  

Preview PDF HTML

WM8711SEDS/R Folha de dados(PDF) 14 Page - Wolfson Microelectronics plc

Nome de Peças WM8711SEDS/R
Descrição Electrónicos  Internet Audio DAC with Integrated Headphone Amplifier
PDF  47 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrônico  WOLFSON [Wolfson Microelectronics plc]
Página de início  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8711SEDS/R Folha de dados(HTML) 14 Page - Wolfson Microelectronics plc

Back Button WM8711SEDS/R Datasheet HTML 10Page - Wolfson Microelectronics plc WM8711SEDS/R Datasheet HTML 11Page - Wolfson Microelectronics plc WM8711SEDS/R Datasheet HTML 12Page - Wolfson Microelectronics plc WM8711SEDS/R Datasheet HTML 13Page - Wolfson Microelectronics plc WM8711SEDS/R Datasheet HTML 14Page - Wolfson Microelectronics plc WM8711SEDS/R Datasheet HTML 15Page - Wolfson Microelectronics plc WM8711SEDS/R Datasheet HTML 16Page - Wolfson Microelectronics plc WM8711SEDS/R Datasheet HTML 17Page - Wolfson Microelectronics plc WM8711SEDS/R Datasheet HTML 18Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 14 / 47 page
background image
Production Data
WM8711 / WM8711L
w
PD Rev 4.3 September 2006
14
DIGITAL AUDIO INTERFACE – SLAVE MODE
BCLK
(Input)
DACLRC
(Input)
t
BCH
t
BCL
t
BCY
DACDAT
t
LRSU
t
DS
t
LRH
Figure 3 Digital Audio Data Timing – Slave Mode
Test Conditions
AVDD, HPVDD, DVDD = 3.3V, AGND = 0V, DCVDD = 1.5V, DGND = 0V, TA = +25
oC, slave mode, fs = 48kHz, MCLK = 256fs
unless otherwise stated.
PARAMETER
SYMBOL
TEST CONDITIONS
MIN
TYP
MAX
UNIT
Audio Data Input Timing Information
BCLK cycle time
tBCY
50
ns
BCLK pulse width high
tBCH
20
ns
BCLK pulse width low
tBCL
20
ns
DACLRC set-up time to
BCLK rising edge
tLRSU
10
ns
DACLRC hold time from
BCLK rising edge
tLRH
10
ns
DACDAT set-up time to
BCLK rising edge
tDS
10
ns
DACDAT hold time from
BCLK rising edge
tDH
10
ns
MPU INTERFACE TIMING
CSB
SCLK
SDIN
t
CSL
t
DHO
t
DSU
t
CSH
t
SCY
t
SCH
t
SCL
t
SCS
LSB
t
CSS
Figure 4 Program Register Input Timing - 3-Wire MPU interface Timing



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47


Folha de dados Download

Go To PDF Page


Ligação URL



ALLDATASHEET é útil para você?  [ DONATE ] 

Sobre Alldatasheet   |   Publicidade   |   Contato conosco   |   Privacy Policy   |   Link para a ficha técnica    |   roca de Link   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com