Os motores de busca de Datasheet de Componentes eletrônicos
  Portuguese  ▼
ALLDATASHEETPT.COM

X  

UPD17708 Folha de dados(PDF) 268 Page - Renesas Technology Corp

Nome de Peças UPD17708
Descrição Electrónicos  MOS INTEGRATED CIRCUIT
PDF  358 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrônico  RENESAS [Renesas Technology Corp]
Página de início  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

UPD17708 Folha de dados(HTML) 268 Page - Renesas Technology Corp

Back Button UPD17708 Datasheet HTML 264Page - Renesas Technology Corp UPD17708 Datasheet HTML 265Page - Renesas Technology Corp UPD17708 Datasheet HTML 266Page - Renesas Technology Corp UPD17708 Datasheet HTML 267Page - Renesas Technology Corp UPD17708 Datasheet HTML 268Page - Renesas Technology Corp UPD17708 Datasheet HTML 269Page - Renesas Technology Corp UPD17708 Datasheet HTML 270Page - Renesas Technology Corp UPD17708 Datasheet HTML 271Page - Renesas Technology Corp UPD17708 Datasheet HTML 272Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 268 / 358 page
background image
266
µPD17704, 17705, 17707, 17708, 17709
17.5 PLL Disabled Status
The PLL frequency synthesizer stops (is disabled) while the CE pin is low.
Likewise, it also stops when PLL disabled status is selected by the PLL reference frequency register (RF address
11H).
Table 17-1 shows the operation of each block in the PLL disabled status.
When the VCOL and VCOH pins are disabled by the PLL mode selection register, only the VCOL and VCOH pins
are internally pulled down, and the other blocks operate.
Because the PLL frequency selection register and PLL mode selection register are not initialized at CE reset (hold
the previous status), these registers return to the previous status when the CE pin has gone low, the PLL frequency
synthesizer has been disabled, and then CE pin has gone high.
To disable the PLL frequency synthesizer at CE reset, initialize these registers in software.
At power-ON reset, the PLL frequency synthesizer is disabled.
Table 17-1. Operation of Each Block under Each PLL Disable Condition
Condition
CE Pin = Low Level
CE Pin = High Level
(PLL disabled)
PLL reference frequency
PLL mode selection
selection register = 1111B
register = 0000B
Each Block
(PLL disabled)
(VCOH and VCOL disabled)
VCOL, VCOH pins
Internally pulled down
Internally pulled down
Internally pulled down
Programmable divider
Division stopped
Division stopped
Operates
Reference frequency generator
Output stopped
Output stopped
Operates
Phase comparator
Output stopped
Output stopped
Operates
Charge pump
Error out pins are floated
Error out pins are floated
Operates.
However, usually outputs
low level because no
signal is input



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Folha de dados Download

Go To PDF Page


Ligação URL



ALLDATASHEET é útil para você?  [ DONATE ] 

Sobre Alldatasheet   |   Publicidade   |   Contato conosco   |   Privacy Policy   |   Link para a ficha técnica    |   roca de Link   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com