Os motores de busca de Datasheet de Componentes eletrônicos
  Portuguese  ▼
ALLDATASHEETPT.COM

X  

ST7LUS5 Folha de dados(PDF) 79 Page - STMicroelectronics

Nome de Peças ST7LUS5
Descrição Electrónicos  8-bit low cost, low pin-count MCU for automotive,with single voltage Flash memory, ADC, timers
PDF  124 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrônico  STMICROELECTRONICS [STMicroelectronics]
Página de início  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST7LUS5 Folha de dados(HTML) 79 Page - STMicroelectronics

Back Button ST7LUS5 Datasheet HTML 75Page - STMicroelectronics ST7LUS5 Datasheet HTML 76Page - STMicroelectronics ST7LUS5 Datasheet HTML 77Page - STMicroelectronics ST7LUS5 Datasheet HTML 78Page - STMicroelectronics ST7LUS5 Datasheet HTML 79Page - STMicroelectronics ST7LUS5 Datasheet HTML 80Page - STMicroelectronics ST7LUS5 Datasheet HTML 81Page - STMicroelectronics ST7LUS5 Datasheet HTML 82Page - STMicroelectronics ST7LUS5 Datasheet HTML 83Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 79 / 124 page
background image
ST7LUS5, ST7LU05, ST7LU09
On-chip peripherals
79/124
Data register high (ADCDRH)
Data register low (ADCDRL)
2:0 CH[2:0]
Channel Selection
These bits are set and cleared by software. They select the analog input to convert
as follows:
000: Channel pin = AIN0
001: Channel pin = AIN1
010: Channel pin = AIN2
011: Channel pin = AIN3
100: Channel pin = AIN4
Note: A write to the ADCCSR register (with ADON set) aborts the current
conversion, resets the EOC bit and starts a new conversion.
ADCDRH
Reset value: 0000 0000 (00h)
7
654
32
10
D[9:2]
RO
Table 49.
ADCDRH register description
Bit
Name
Function
7:0
D[9:2] MSB of Analog Converted Value
ADCDRL
Reset value: 0000 0000 (00h)
7
654
32
10
Reserved
SLOW
Reserved
D[1:0]
-
R/W
-
R/W
Table 50.
ADCDRL register description
Bit
Name
Function
7:4
-
Reserved, forced by hardware to 0
3SLOW
Slow mode
This bit is set and cleared by software. It is used together with the SPEED bit in the
ADCCSR register to configure the ADC clock speed as shown in Table 51.
2
-
Reserved, forced by hardware to 0
1:0
D[1:0] LSB of Analog Converted Value
Table 48.
ADCCSR register description (continued)
Bit
Name
Function



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Folha de dados Download

Go To PDF Page


Ligação URL



ALLDATASHEET é útil para você?  [ DONATE ] 

Sobre Alldatasheet   |   Publicidade   |   Contato conosco   |   Privacy Policy   |   Link para a ficha técnica    |   roca de Link   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com