SPC58EG80C3 datasheet(87/139 Pages) STMICROELECTRONICS

87 / 139 page

DS11758 Rev 6

87/139

SPC584Gx, SPC58EGx, SPC58NGx

Electrical characteristics

106

SIN hold time

8tHI

CC D

SIN hold time

from SCK(8)

SCK drive strength

Very strong

0 pF

–1.0

—

Strong

0 pF

–1.0

—

Medium

0 pF

–1.0

—

SOUT data valid time (after SCK edge)

9tSUO

CC D

SOUT data valid

time from SCK(9)

SOUT and SCK drive strength

Very strong

25 pF

—

7.0

Strong

50 pF

—

8.0

Medium

50 pF

—

16.0

SOUT data hold time (after SCK edge)

tHO

CC D

SOUT data hold

time after SCK(9)

SOUT and SCK drive strength

Very strong

25 pF

–7.7

—

Strong

50 pF

–11.0

—

Medium

50 pF

–15.0

—

1. All timing values for output signals in this table are measured to 50% of the output voltage.

2. Timing is guaranteed to same drive capabilities for all signals, mixing of pad drives may reduce operating speeds and may

cause incorrect operation.

3. N is the number of clock cycles added to time between PCS assertion and SCK assertion and is software programmable

using DSPI_CTARx[PSSCK] and DSPI_CTARx[CSSCK]. The minimum value is 2 cycles unless TSB mode or Continuous

SCK clock mode is selected, in which case, N is automatically set to 0 clock cycles (PCS and SCK are driven by the same

edge of DSPI_CLKn).

4. tSYS is the period of DSPI_CLKn clock, the input clock to the DSPI module. Maximum frequency is 100 MHz (min

tSYS =10 ns).

5. M is the number of clock cycles added to time between SCK negation and PCS negation and is software programmable

using DSPI_CTARx[PASC] and DSPI_CTARx[ASC]. The minimum value is 2 cycles unless TSB mode or Continuous SCK

clock mode is selected, in which case, M is automatically set to 0 clock cycles (PCS and SCK are driven by the same edge

of DSPI_CLKn).

6. tSDC is only valid for even divide ratios. For odd divide ratios the fundamental duty cycle is not 50:50. For these odd divide

ratios cases, the absolute spec number is applied as jitter/uncertainty to the nominal high time and low time.

7. PCSx and PCSS using same pad configuration.

8. Input timing assumes an input slew rate of 1 ns (10% – 90%) and uses TTL voltage thresholds.

9. SOUT Data Valid and Data hold are independent of load capacitance if SCK and SOUT load capacitances are the same

value.

Table 47. DSPI CMOS master classic timing (full duplex and output only)

MTFE = 0, CPHA = 0 or 1 (continued)

Symbol

C Characteristic

Condition

Value(1)

Unit

Pad drive(2)

Load (CL)Min

Max

SPC58EG80C3 Folha de dados(PDF) 87 Page - STMicroelectronics

SPC58EG80C3 Folha de dados(HTML) 87 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Folha de dados Download

Ligação URL